


Lead Free Package and Finish
Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- Power Factor Correction (PFC)


I_D	$R_{DS(ON)}(Typ)$	V_{DSS}
4A	2Ω	650V

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability

Ordering Information

Part Number	Package	Marking
RS4N65L	TO-262	RS4N65L



Not to Scale

Absolute Maximum Ratings $T_c=25$ unless otherwise specified

Symbol	Parameter	RS4N65L	Units
V_{DSS}	Drain-to-Source Voltage	650	V
I_D	Continuous Drain Current	4	A
I_{DM}	Pulsed Drain Current (Note*1)	16	
PD	Power Dissipation	156	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Energy L=10mH VDD=50V RG=25Ω TJ=25	80	mJ
IAS	Avalanche Current (Note*1)	4	A
E_{AR}	Repetitive Avalanche Energy (Note*1)	0.32	mJ
TL TPKG	Maximum Temperature for Soldering	300 260	
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds		
T_J and T_{STG}	Operating Junction and Storage Temperature Range	-55 to 150	

* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS4N65L	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	0.8	/ W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of +150
$R_{\theta JA}$	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.

OFF Characteristics $T_J=25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-source Breakdown Voltage	650	--	--	V	V _{GS} =0V, I _D =250 μ A
I _{DSS}	Drain-to-Source Leakage Current	--	--	1.0	μ A	V _{DS} =650V, V _{GS} =0V
I _{GSS}	Gate-to-Source Forward Leakage	--	--	100	nA	V _{GS} =30V, V _{DS} =0V
	Gate-to-Source Reverse Leakage	--	--	-100		V _{GS} =-30V, V _{DS} =0V

ON Characteristics $T_J=25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
R _{DS(on)}	Static Drain-to-Source On-Resistance (Note*2)	--	2	2.4	Ω	V _{GS} =10V, I _D =2A
V _{GS(TH)}	Gate Threshold Voltage	3.0	--	4.0	V	V _{GS} =V _{DS} , I _D =250 μ A

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time	--	36	--	nS	V _{DS} =325V I _D =4A R _G =25 Ω
t _{rise}	Rise Time	--	13	--		
t _{d(OFF)}	Turn-OFF Delay Time	--	80	--		
t _{fall}	Fall Time	--	24	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance	--	543	--	pF	V _{GS} =0V V _{DS} =25V f=1.0MHz
C _{oss}	Output Capacitance	--	53	--		
C _{rss}	Reverse Transfer Capacitance	--	4.5	--		
Q _g	Total Gate Charge	--	15	--	nC	V _{DS} =520V I _D =4A V _{GS} =10V
Q _{gs}	Gate-to-Source Charge	--	3	--		
Q _{gd}	Gate-to-Drain("Miller") Charge	--	7	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current	--	--	4	A	Integral pn-diode in MOSFET
I _{SM}	Maximum Pulsed Current	--	--	16	A	
V _{SD}	Diode Forward Voltage	--	--	1.4	V	I _S =2A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	550	--	nS	V _{GS} =0V I _S =2A, di/dt=100A/μs
Q _{rr}	Reverse Recovery Charge	--	1.38	--	μC	

Notes:

*1. Repetitive rating; pulse width limited by maximum junction temperature.

*2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%



Typical Feature curve
Figure 1. Output Characteristics (T_J = 25°C)

Figure 2. Body Diode Forward Voltage


Figure 3. Drain Current vs. Temperature




Figure 4. BV_{DSS} Variation vs. Temperature




Figure 5. Transfer Characteristics




Figure 6. On-Resistance vs. Temperature




Figure 7. Capacitance




Figure 8. Gate Charge





Figure 9. Transient Thermal Impedance



Test Circuits and Waveforms




Figure12.
Gate Charge Test Circuit




Figure13.
Gate Charge Waveform




Figure14.
Resistive Switching Test Circuit




Figure15.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure16.Diode Reverse Recovery Test Circuit




Figure17.Diode Reverse Recovery Waveform





Figure18.Unclamped Inductive Switching Test Circuit




$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure19.Unclamped Inductive Switching Waveforms

Package outline drawing

Unit:mm



Dim.	Min.	Max.
A	4.30	4.55
A1	2.4	2.6
B	0.75	0.85
B1	1.2	1.4
C	0.35	0.42
C1	1.25	1.35
D	8.5	9.5
E	10.15	10.35
H	23	25
L	13	14
L1	2.8	3.5
L2	1.2	1.5
All Dimensions in millimeter		

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1. Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.