


ID	R _{DS} (ON)(Typ)	VDSS
120A	4.3mΩ	100V

Applications:

- Load Switch
- PWM Applications
- Power Managment

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS100N120T	T0-220	RS100N120T	Tube	50 PCS

Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS100N120T	Units
VDSS	Drain-to-Source Voltage	100	V
ID	Continuous Drain Current TC=25℃	120	
ID	Continuous Drain Current TC=100℃	80	Α
IDM	Pulsed Drain Current	480	
PD	Power Dissipation	178	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 3.0mH,VDS = 50V, RG = 25Ω , Tj = 25° C	486	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS100N120T	Units	Test Conditions
RθJC	Junction-to-Case	0.7	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	46		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	100			V	VGS=0V,ID=250μ A
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=80V,VGS=0 V
IGSS	Gate- to- Source Forward Leakage			100	- A	VGS=20V ,VDS=0 V
1033	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS= 0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
	、Static Drain- to- Source On-		4.3	5.3	mΩ	VGS=10V,ID=20A
RDS(on)	Resistance		5.5	7.5	mΩ	VGS=4.5V,ID=10 A
VGS(TH)	Gate Threshold Voltage	2	3	4	V	VGS=VDS,ID=25 0μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		18			\ (D.C. 50\) (
trise	Rise Time		23			VDS=50V ID=20A
td(OFF)	Turn- OFF Delay Time		37		nS	RG=3Ω VGS=10V
tfall	Fall Time		16			VG2=10V



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		4100			VGS= 0V
Coss	Output Capacitance		590		pF	VDS=50V
Crss	Reverse Transfer Capacitance		20			f=1MHz
Qg	Total Gate Charge		69			VDS= 50V
Qgs	Gate- to- Source Charge		24		nC	ID=20A
Qgd	Gate-to-Drain(" Miller") Charge		19			VGS=10V

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			120	Α	Integral pn- diode
ISM	Maximum Pulsed Current			480	Α	in MOSFET
VSD	Diode Forward Voltage			1.0	V	IS=20A,VGS=0V
trr	Reverse Recovery Time		64		nS	VGS=0V
Qrr	Reverse Recovery Charge		126		nC	IS=20A di/dt=100A/μs

Notes:

- * 1. Repetitive rating, pulse width limited by maximum junction temperature.
- * 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%

Typical Feature Curve




Figure 1: Saturation Characteristics

Figure 2: Transfer Characteristics






Figure 3: R_{DS(ON)} vs. Drain Current




Figure 4: RDS(ON) vs. Junction Temperature




Figure 5: VGS(th) vs. Junction Temperature




Figure 6: V_{BR(DSS)} vs. Junction Temperature




Figure 7: Body-Diode Characteristics




Figure 8: Capacitance Characteristics

125

150






Figure 9: Current De-rating

Figure 10: Power De-rating




Figure 11: Maximum Safe Operating Area




Figure 12: Single Pulse Power Rating, Junction-to-Case




Figure 13: Normalized Maximum Transient Thermal Impedance

www.reasunos.com 5 / 9 Copyright Reasunos



Test ircuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit





Figure D.
Resistive Switching Waveforms



Test ircuits and Waveforms



 $di/dt = 100A/\mu A$ Q_{rr}

Figure E.Diode Reverse Recovery Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit

Figure H.Unclamped Inductive Switching Waveforms

www.reasunos.com 7 / 9 Copyright Reasunos



Package outline drawing(TO-220 Unit: mm)



Symbol	Dimensions	In Millimeters	Dimension	s In Inches		
Symbol	Min.	Max.	Min.	Max.		
Α	4.400	4.600	0.173	0.181		
A1	2.250	2.550	0.089	0.100		
b	0.710	0.910	0.028	0.036		
b1	1.170	1.370	0.046	0.054		
С	0.330	0.650	0.013	0.026		
c1	1.200	1.400	0.047	0.055		
D	9.910	10.250	0.390	0.404		
Е	8.950	9.750	0.352	0.384		
E1	12.650	13.050	0.498	0.514		
е	2.540	TYP.	0.100	TYP.		
e1	4.980	5.180	0.196	0.204		
F	2.650	2.950	0.104	0.116		
Н	7.900	8.100	0.311	0.319		
h	0.000	0.300	0.000	0.012		
L	12.900	13.400	0.508	0.528		
L1	2.850	3.250	0.112	0.128		
V	6.900	REF.	0.276	0.276 REF.		
Φ	3.400	3.800	0.134	0.150		



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.