


# **Application Note: SY50583**

**Buck Regulator** with CC/CV control

# **General Description**

The SY50583 is a PWM controller with several features to enhance performance of Buck converters. It integrates a MOSFET with 700V breakdown voltage to decrease physical volume. Both current and voltage regulation are achieved by the controller. It drives the Buck converter in the quasi-resonant mode to achieve higher efficiency and better EMI performance.

# **Ordering Information**



Ordering Nu	mber	Package type	Note
SY50583F	AC	SO8	

### **Features**

- Integrated 700V MOSFET
- CC/CV control eliminates Aux-winding
- Quasi-Resonant (QR) mode to achieve low switching losses
- Low start up current: 15µA typical
- Maximum frequency limit: 45kHz
- Compact package: SO8

# **Applications**

Power supply for small appliance


Recommended	operating output power @V <sub>OUT</sub> =12V
Products 💉	90~264Vac
SY50583	4.2W

# Typical Applications Output Diagram Systems Systems

Figure 1. Schematic Diagram



# Pinout (top view)



Top Mark: ASExyz (device code: ASE, x=year code, y=week code, z=lot number code)

Pin Name	Pin number	Pin Description
GND	1	Ground Pin.
ISET	2	Current set pin. Connect a resistor to program the output limit current.
VIN	3	Power supply pin.
VSEN	4	Voltage sense pin. Connect to a resistor divider of inductor or auxiliary winding to sense output voltage
LX	5,6,7,8	Internal HV MOSFET drain pin.

# **Block Diagram**




Figure 2. Block Diagram



VIN, VSEN	Absolute Maximum Ratings (Note 1) ISET	
Dower Dissipation, @ TA = 25°C SO8		
2.	VIN	10mA
Power Dissipation, @ TA = 25°C SO8	LX	1.4A.
Package Thermal Resistance (Note 2)  125°C/W  12		
\$\text{ios.} \text{\tex{\tex	1 , 5	1.1 11
unction Temperature Range ————————————————————————————————————	$SO8$ , $\theta_{JA}$	
Recommended Operating Conditions  VIN ————————————————————————————————————	,	
Recommended Operating Conditions  VIN ————————————————————————————————————		
VIN		
VIN	Recommended Operating Conditions	40
confidential Propagated For	/IN	9V~16V
Silered Corp. Confidential. Prepared No.	unction Temperature Range	
Silered Corp.		
Silered Corp.		
Silered Corp.		
Silerey Corp. Confidential. Prety		
Silerey Corp.		
Silered Confidential.		
Silered Corp.		
Silerey Corp.		
Silerey Corp.		
Silered Confide		
Silered Couline		
Silerey Corp.		
chieropy corp.		
Silered		
Sileredy Corro.		
Silered	<b>∞</b> •	
Silered		
Sileray		
Silered		
Silere		
Siler		
\$\frac{5}{2}\$		
	$\mathcal{J}$	



### **Electrical Characteristics**

 $(V_{VIN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$ 

Parameter Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section			•			
VIN turn-on threshold	V <sub>VIN_ON</sub>		13.5	14.6	16	V
VIN turn-off threshold	$V_{VIN\_OFF}$		6.3	7	7.8	V
Start up current	$I_{ST}$			15	18	μΑ
VSEN Pin Section						
VSEN pin over voltage	V <sub>VSEN_OVP</sub>			V <sub>VSEN_REF</sub> ×1.03		V
VSEN pin reference voltage	$V_{VSEN\_REF}$		1.215	1.25	1.285	V
Driver Section				•		
Min ON Time	T <sub>ON_MIN</sub>			300		ns
Max ON Time	T <sub>ON_MAX</sub>			25	•	μs
Min OFF Time	T <sub>OFF_MIN</sub>			1.8		μs
Max OFF Time	T <sub>OFF_MAX</sub>			150		μs
Minimum switching period	T <sub>PERIOD_MIN</sub>		C (	22		μs
ISET Pin Section			1	/		
Current reference	$V_{REF}$		620	675	710	mV
Integrated MOSFET Section						
BV of HV MOSFET	$V_{\mathrm{BV}}$	V <sub>GS</sub> =0V,I <sub>DS</sub> =250μA	700			V
Static Drain-Source On-Resistance	R <sub>DSON</sub>	$V_{GS} = 12V, I_{DS} = 0.1A$		7	8.5	Ω
Thermal Section						
Thermal Shutdown Temperature	$T_{SD}$			150		С

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

**Note 3**: Increase VIN pin voltage gradually higher than  $V_{VIN\_ON}$  voltage then turn down to 12V.



# **Operation**

The SY50583 is a high performance controller with constant current and constant voltage.

It integrates a 700V MOSFET to decrease physical volume.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at valley of drain voltage; the start up current of SY50583 is rather small (15 $\mu$ A typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 45kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY50583 provides reliable protections such as Short Circuit Protection (SCP), Over Voltage Protection (OVP), Over Temperature Protection (OTP), etc.


SY50583 is available with SO8 package.

# **Applications Information**

### Start up

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VIN}$  rises up to  $V_{VIN\_ON}$ , the internal blocks start to work:  $V_{VIN}$  will be pulled down by internal consumption of IC until the Buck inductor could supply enough energy to maintain  $V_{VIN}$  above  $V_{VIN\_OFF}$ .

The whole start up procedure is divided into two sections shown in Fig.3.  $t_{STC}$  is the  $C_{VIV}$  charged up section, and  $t_{STO}$  is the output voltage built-up section. The start up time  $t_{ST}$  composes of  $t_{STC}$  and  $t_{STO}$ , and usually  $t_{STO}$  is much smaller than  $t_{STC}$ .



The start up resistor  $R_{ST}$  and  $C_{VIN}$  are designed by rules below:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN\_OVP}$ 

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} (1)$$

Where  $V_{BUS}$  is the BUS line voltage.

**(b)** Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST_i}$  and ensure the output voltage is built up at one time.

$$C_{\text{VIN}} = \frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}} - I_{\text{ST}}) \times t_{\text{ST}}}{V_{\text{VIN}\_{\text{ON}}}} (2)$$

(c) If  $R_{ST}$  and  $C_{VIN}$  are chosen to a very small start up time, SCP and OVP power loss will be large. Then  $C_{VIN}$  and  $R_{ST}$  time constant should be increased.


Proprietary self-bias technique allows  $C_{\text{VIN}}$  to be charged every switching cycle. There is no need to add auxiliary winding for power supply.  $C_{\text{VIN}}$  can be chosen with small value and small package to save cost

### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When power supply for IC is not enough,  $V_{VIN}$  will drop down. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will stop working.

### **Quasi-Resonant Operation**

QR mode operation provides low turn-on switching losses for Buck converter.





VSEN pin detects the inductor voltage by a resistor divider. When the voltage across drain and source of the integrated MOSFET is at voltage valley, the MOSFET would be turned on.

### **Output Voltage Control**

In order to achieve constant voltage control. The output voltage is sampled by detecting the inductor voltage.




Fig.5 VSEN pin connection

As shown in Fig.6, during OFF time, the voltage across the inductor is

$$V_{L} = V_{OUT} + V_{DF}(3)$$

 $V_{D\_F}$  is the forward voltage of the power diode;  $V_L$  is the voltage across the inductor.




Fig.6 inductor voltage waveforms

At the current zero-crossing point,  $V_{D\_F}$  is nearly zero, so  $V_{OUT}$  is proportional with  $V_L$  exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by.

$$\frac{V_{\text{VSEN\_REF}}}{V_{\text{OUT}}} = \frac{R_{\text{VSEND}}}{R_{\text{VSENU}} + R_{\text{VSEND}}} (4)$$

Where V<sub>VSEN REF</sub> is the internal voltage reference.

### **Constant-current control**

The switching waveforms are shown in Fig.7. The output limit current  $I_{OUT\ LIM}$  can be represented by,

$$I_{\text{OUT\_LIM}} = \frac{I_{\text{PK}}}{2} \times \frac{t_{\text{EFF}}}{t_{\text{S}}} \tag{5}$$

Where  $I_{PK}$  is the peak current of the inductor;  $t_{EFF}$  is the effective time of inductor current rising and falling;  $t_{S}$  is the switching period.

 $I_{PK}$  and  $t_{EFF}$  can be detected by ISET and VSEN pin, which is shown in Fig.7. These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.






Fig.7 switching waveforms




Fig.8 Output current detection diagram Finally, the output limit current  $I_{\text{OUT\_LIM}}$  can represented by




$$I_{OUT\_LIM} = \frac{V_{REF}}{2R_{ISFT}}$$
 (7)

Where  $V_{REF}$  is the internal reference voltage;  $R_{ISET}$  is the current set resistor.  $I_{OUT\_LIM}$  can be programmed by  $R_{ISET}$ .

$$R_{ISET} = \frac{V_{REF}}{2I_{OUT\ LIM}} (8)$$

When over current operation or short circuit operation happens, the output current will be limited at  $I_{OUT\_LIM}$ . The V-I curve is shown as Fig.9.



Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISET pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISET\_C}$  is added to ISET pin during ON time to improve such performance. This  $\Delta V_{ISET\_C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISET\_C}} = (V_{\text{BUS}} \cdot V_{\text{OUT}}) \times \frac{k_1}{R_{\text{VSENU}}} \times R_{\text{ISET}}$$
(8)

Where  $R_{VSENU}$  is the upper resistor of the divider;  $k_1$  is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{VSENU}$ , larger compensation is achieved with smaller  $R_{VSENU}$ .

### **Short Circuit Protection (SCP)**

When the output is shorted, demagnetizing voltage of inductor is zero, so  $T_{OFF}$  will be clamped at  $T_{OFF\_MAX}$ , when  $T_{OFF\_MAX}$  shows up for 64 times, SCP is triggered and the IC will discharge  $V_{VIN}$  by an internal current

source  $I_{VIN\_SCP}$ . Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

### Power design

A few applications are shown as below.

Input range	Output	
90Vac~264Vac	4.2W	12V/0.35A

# Power Device Design

### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of the integrated MOSFET and output power diode is maximized;

$$V_{\text{MOS\_DS\_MAX}} = \sqrt{2}V_{\text{AC\_MAX}}(9)$$

$$V_{\text{R MAX}} = \sqrt{2}V_{\text{AC\_MAX}}(10)$$

Where V<sub>AC\_MAX</sub> is maximum input AC RMS voltage. When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

### Inductor (L)

In Quasi-Resonant mode, each switching period cycle  $t_S$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.11.




Fig.11 switching waveforms



When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency  $f_{S\_MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

- (a) Preset minimum frequency  $f_{S\ MIN}$
- **(b)** Compute relative  $t_S$ ,  $t_1$

$$t_{s} = \frac{1}{f_{s\_MIN}} (11)$$

$$t_{1} = \frac{t_{2} \times (V_{OUT} + V_{D_{\_F}})}{(\sqrt{2} \times V_{AC MIN} - V_{OUT})} (12)$$

$$t_2 = t_S - t_1 (13)$$

Where  $V_{D\ F}$  is the forward voltage of the diode

(c) Compute maximum peak current  $I_{L\_PK\_MAX}$  and inductor L.

$$I_{L_{PK\_MAX}} = \frac{2 \times V_{OUT} \times I_{OUT}}{\sqrt{2} \times V_{AC\_MIN} \times \frac{t_1}{t_s} \times \eta}$$
 (14)

$$L = \frac{(\sqrt{2}V_{AC\_MIN} - V_{OUT}) \times t_1}{I_{L PK MAX}}$$
(15)

(f) Compute RMS current of the inductor

$$I_{L\_RMS\_MAX} = \frac{I_{L\_PK\_MAX}}{\sqrt{3}}$$
 (16)

(g) Compute RMS current of the MOSFET

$$I_{MOS\_RMS\_MAX} = I_{L\_PK\_MAX} \times \sqrt{\frac{t_1}{3t_s}}$$
 (17)

### inductor design (N)

the parameters below are necessary:

Necessary parameters	
Inductance	L
inductor maximum current	$I_{L\_PK\_MAX}$
inductor maximum RMS current	$I_{L\_RMS\_MAX}$

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area  $\boldsymbol{A}_{\rm e}$
- **(b)** Preset the maximum magnetic flux  $\Delta B$

 $\Delta B = 0.22 \sim 0.26 T$ 

(c) Compute inductor turn N

$$N = \frac{L \times I_{L\_PK\_MAX}}{\Delta B \times A_e} (18)$$

(d) Select an appropriate wire diameter

With  $I_{L\_RMS\_MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ .

(c) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

### Input capacitor CBUS

Generally, the input capacitor  $C_{BUS}$  is selected by

 $C_{\mbox{\scriptsize BUS}} = 4 \mu F \, / \, W$  (half bridge rectifier), or

 $C_{BUS} = 2\mu F / W$  (full bridge rectifier)

Or more accurately by(full bridge rectifier)

$$C_{BUS} = \frac{\arcsin(1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC\_MIN}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN} V_{AC\_MIN}^2 [1 - (1 - \frac{\Delta V_{BUS}}{\sqrt{2} V_{AC\_MIN}})^2]}$$
(19)

Where  $\Delta V_{BUS}$  is the voltage ripple of BUS line.

# Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.



- (b) The circuit loop of all switching circuit should be kept small.
- (c) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.
- (d) Loop of 'Source pin current sample resistor GND pin' should be kept as small as possible.
- (e) The resistor divider connected to VSEN pin is recommended to be put beside the IC.
- (f) The control circuit is recommended to be put outside the power circuit loop.

Silerey Corp.



# **Design Example**

A design example of typical application is shown below step by step.

### #1. Identify Design Specification

Design Specification				
V <sub>AC_MIN</sub>	90V	$V_{AC\_MAX}$	264V	
V <sub>OUT</sub>	12V	$I_{OUT}$	0.35A	
P <sub>OUT</sub>	4.2W	η	78%	
f <sub>IN_MIN</sub>	35KHz			

### #2. Compute relative $t_S$ , $t_1$

$$t_{\rm S} = \frac{1}{f_{\rm S,MIN}} = \frac{1}{35k} = 28.57 \,\mu \text{s}$$

$$t_{1} = \frac{(t_{s} - t_{1}) \times (V_{OUT} + V_{DF})}{\sqrt{2} \times V_{AC,MIN} - V_{OUT}} = \frac{(28.57uS - t_{1}) \times 13V}{115V} = 2.9\mu s$$

#2. Compute relative 
$$t_{S}$$
,  $t_{1}$ 

$$t_{S} = \frac{1}{f_{S\_MIN}} = \frac{1}{35k} = 28.57 \mu S$$

$$t_{1} = \frac{(t_{s} - t_{1}) \times (V_{OUT} + V_{DF})}{\sqrt{2} \times V_{AC\_MIN} - V_{OUT}} = \frac{(28.57uS - t_{1}) \times 13V}{115V} = 2.9 \mu S$$
#3. Compute maximum peak current  $I_{L\_PK\_MAX}$  and inductor  $L$ 

$$I_{L\_PK\_MAX} = \frac{2 \times V_{OUT} \times I_{OUT}}{\sqrt{2} \times V_{AC\_MIN} \times \frac{t_{1}}{t_{s}}} = \frac{2 \times 12V \times 0.35A}{\sqrt{2} \times 90V \times \frac{2.9u}{28.57u}} \times 0.78$$

$$L = \frac{(\sqrt{2} \times V_{AC\_MIN} - V_{OUT}) \times t_{1}}{I_{L\_PK\_MAX}} = \frac{115V \times 2.9uS}{0.84A} = 397u$$
Set  $L = 400uH$ 

$$L = \frac{(\sqrt{2} \times V_{AC\_MIN} - V_{OUT}) \times t_1}{I_{L\_PK\_MAX}} = \frac{115V \times 2.9uS}{0.84A} = 397u$$

## #4. Compute Input capacitor


Generally, the input capacitor CBUS is selected by  $C_{BUS} = 4\mu F / W$  (half bridge rectifier), or

 $C_{BUS} = 2\mu F / W$  (full bridge rectifier).

Then 
$$C_{BUS} = 4 \times 4.2W = 16.8uF$$




# Circuit schematic





# **SO8 Package Outline & PCB Layout Design**



Notes: All dimension in millimeter and exclude mold flash & metal burr.