



# MPQ3326

## 16-Channel, 50mA/Ch, LED Driver with Separated PWM Analog Dimming and I<sup>2</sup>C Interface, AEC-Q100 Qualified

### DESCRIPTION

The MPQ3326 is a 16-channel WLED driver that can operate from a wide 4V to 16V input voltage range. The MP3326 applies 16 internal current sources in each LED string terminal. The LED current of each channel is set by an external current-setting resistor. The maximum current for each channel is 50mA ( $V_{IN} \geq 4.5V$ ).

The device integrates an I<sup>2</sup>C interface with up to 10 configurable I<sup>2</sup>C addresses via an external resistor. This means the MPQ3326 can support up to 10 cascaded ICs to drive the LED array. Each channel can be enabled or disabled through the I<sup>2</sup>C.

The MPQ3326 employs both separated PWM dimming and analog dimming for each LED channel, as well as 12-bit resolution PWM dimming and 6-bit analog dimming for each channel. To optimize EMI/EMC performance, the LED current ramp rate and phase shift can be configured.

The device can output a refresh signal from the RFSH/FLT pin, and the refresh signal frequency can be set by the register.

LED open and short protection, and over-temperature protection (OTP) are integrated into the device. The fault indicator pulls low if a protection is triggered, and then the corresponding fault register is set.

The MPQ3326 is AEC-Q100 qualified. It is available in a QFN-24 (4mmx4mm) package.

### FEATURES

- Wide 4V to 16V Input Voltage Range
- 16 Channels, 50mA/Ch Maximum ( $V_{IN} \geq 4.5V$ )
- LED Current Configured by External Resistor
- 6-Bit Analog Dimming for Each Channel
- 12-Bit PWM Dimming for Each Channel
- Selectable 220Hz, 250Hz, 280Hz, or 330Hz PWM Dimming Frequency
- Refresh Signal Output
- I<sup>2</sup>C Interface
- 10 Addresses Configurable via External Resistor
- Configurable LED Current Slew Rate
- 40 $\mu$ s Phase Shift
- Fault Indicator
- LED Open Protection
- LED Short Protection with Configurable Threshold
- Under-Voltage Lockout (UVLO)
- Over-Temperature Protection (OTP)
- ELV Directive II Compliant
- Available in a QFN-24 (4mmx4mm) Package
- AEC-Q100 Grade 1

### APPLICATIONS

- Automotive Lights
- Automotive Displays
- Instruments Clusters
- General Industrial Displays

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION




Figure 1: Typical Application Circuit




Figure 2: System Application Circuit

### ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MPQ3326GR-AEC1	QFN-24 (4mmx4mm)	See Below	1

\* For Tape & Reel, add suffix -Z (e.g. MPQ3326GR-AEC1-Z).

### TOP MARKING


**MPSYWW**

**MP3326**

**LLLLLL**

MPS: MPS prefix  
 Y: Year code  
 WW: Week code  
 MP3326: Part number  
 LLLLLL: Lot number

### PACKAGE REFERENCE



## PIN FUNCTIONS

Pin #	Name	Description
1	RFSH/FLT	<b>Refresh signal output or fault flag.</b> If the FLTEN bit = 0, this pin outputs a synchronized signal that is set by the FRFSH register. If FLTEN = 1, this pin indicates fault conditions, and is pulled low if a fault is triggered.
2	EN	<b>Enable control.</b> Pull the EN pin low to disable the IC. Pull EN high to enable the IC.
3	SCL	<b>I<sup>2</sup>C interface clock input.</b>
4	SDA	<b>I<sup>2</sup>C interface data input.</b>
5	ADDR	<b>I<sup>2</sup>C address setting.</b> Configure the I <sup>2</sup> C address by connecting a resistor from ADDR to GND. ADDR can set the 4LSB of the I <sup>2</sup> C address. There are 10 configurable addresses.
6	ISET	<b>LED current setting.</b> Tie a current-setting resistor from this pin to ground to configure the current in each LED string.
7	LED1	<b>LED channel 1 current input.</b> Connect the LED channel 1 cathode to this pin.
8	LED2	<b>LED channel 2 current input.</b> Connect the LED channel 2 cathode to this pin.
9	LED3	<b>LED channel 3 current input.</b> Connect the LED channel 3 cathode to this pin.
10	LED4	<b>LED channel 4 current input.</b> Connect the LED channel 4 cathode to this pin.
11	LED5	<b>LED channel 5 current input.</b> Connect the LED channel 5 cathode to this pin.
12	LED6	<b>LED channel 6 current input.</b> Connect the LED channel 6 cathode to this pin.
13	LED7	<b>LED channel 7 current input.</b> Connect the LED channel 7 cathode to this pin.
14	GND	<b>Ground.</b>
15	LED8	<b>LED channel 8 current input.</b> Connect the LED channel 8 cathode to this pin.
16	LED9	<b>LED channel 9 current input.</b> Connect the LED channel 9 cathode to this pin.
17	LED10	<b>LED channel 10 current input.</b> Connect the LED channel 10 cathode to this pin.
18	LED11	<b>LED channel 11 current input.</b> Connect the LED channel 11 cathode to this pin.
19	LED12	<b>LED channel 12 current input.</b> Connect the LED channel 12 cathode to this pin.
20	LED13	<b>LED channel 13 current input.</b> Connect the LED channel 13 cathode to this pin.
21	LED14	<b>LED channel 14 current input.</b> Connect the LED channel 14 cathode to this pin.
22	LED15	<b>LED channel 15 current input.</b> Connect the LED channel 15 cathode to this pin.
23	LED16	<b>LED channel 16 current input.</b> Connect the LED channel 16 cathode to this pin.
24	VIN	<b>Power supply input.</b> VIN supplies the power to the IC, and must be locally bypassed.

**ABSOLUTE MAXIMUM RATINGS** <sup>(1)</sup>

V <sub>IN</sub> .....	-0.3V to +18V
V <sub>LED1</sub> to V <sub>LED16</sub> .....	-0.5V to +18V
All other pins .....	-0.3V to +5V
Junction temperature .....	150°C
Lead temperature .....	260°C
Storage temperature .....	-65°C to +150°C
Continuous power dissipation (T <sub>A</sub> = 25°C) <sup>(2)</sup>	
QFN-24 (4mmx4mm) .....	2.97W

**ESD Ratings**

Human body model (HBM) .....	±2kV
Charged device model (CDM) ....	+1.25kV, -2kV

**Recommended Operating Conditions** <sup>(3)</sup>

Supply Voltage (V <sub>IN</sub> ).....	4V to 16V
Operating junction temp (T <sub>J</sub> )....	-40°C to +150°C

<b>Thermal Resistance</b> <sup>(4)</sup>	<b>θ<sub>JA</sub></b>	<b>θ<sub>JC</sub></b>
QFN-24 (4mmx4mm).....	42.....	9.....°C/W

**Notes:**

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) / θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS

V<sub>IN</sub> = 5V, V<sub>EN</sub> = 3.5V, T<sub>J</sub> = -40°C to +125°C, typical value is at T<sub>J</sub> = 25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Typ	Max	Units
<b>Input Supply Voltage</b>						
Input voltage range	V <sub>IN</sub>		4		16	V
Supply current (quiescent)	I <sub>Q</sub>				4	mA
Supply current (shutdown)	I <sub>ST</sub>	V <sub>EN</sub> = 0V, V <sub>IN</sub> = 16V			2	μA
Input UVLO threshold	V <sub>IN_UVLO</sub>	Rising edge	3.45	3.7	3.95	V
		Falling edge	3.15	3.5	3.85	V
<b>Enable</b>						
EN rising threshold	V <sub>EN_ON</sub>	EN rising	2.1			V
EN falling threshold	V <sub>EN_OFF</sub>	EN falling			0.8	V
EN pull-down resistor	R <sub>EN</sub>			1		MΩ
<b>RFSH/FLT</b>						
RFSH/FLT output frequency	f <sub>RFSH</sub>	FRFSH9:0 = 0x1A9, FPWM2:0 = 01	285	300	315	Hz
RFSH/FLT pull-down resistor		FLTEN = 1, fault is triggered			100	Ω
<b>LED Regulator</b>						
ISET voltage	V <sub>ISET</sub>	T <sub>J</sub> = 25°C	1.174	1.2	1.226	V
LED current	I <sub>LED</sub>	R <sub>ISET</sub> = 20kΩ, ICHx5:0 = 0x3F	-3%	25	+3%	mA
		R <sub>ISET</sub> = 20kΩ, T <sub>J</sub> = 25°C, ICHx5:0 = 0x3F	-2%	25	+2%	mA
Current sink headroom	V <sub>LEDX</sub>	I <sub>LED</sub> = 20mA		150	210	mV
<b>Dimming</b>						
PWM frequency	f <sub>PWM</sub>		230	245	260	Hz
PWM duty step	t <sub>PWM</sub>	12-bit resolution, f <sub>PWM</sub> = 250Hz		0.97		μs
Phase shift	t <sub>DELAY</sub>	PS_EN = 1		40		μs
LED current step		I <sub>LED</sub> = 25mA, analog dimming step		0.4		mA
LED current slew rate in PWM dimming		SLEW1:0 = 01, rising edge		5		μs
		SLEW1:0 = 11, rising edge		20		μs
<b>Protection</b>						
Short LED string protection threshold	V <sub>SLP</sub>	STH1:0 = 01	2.75	3	3.25	V
Short LED string protection time	t <sub>SLP</sub>	V <sub>LEDX</sub> > STH		4		ms
Short LED string protection hiccup time	t <sub>SLP_HICCUP</sub>			1		ms
Short LED string protection hiccup detection time	V <sub>SLP_DET</sub>			32		μs
Open LED string protection threshold	V <sub>LED_UV</sub>			100	160	mV

## ELECTRICAL CHARACTERISTICS

V<sub>IN</sub> = 5V, V<sub>EN</sub> = 3.5V, T<sub>J</sub> = -40°C to 125°C, typical value is at T<sub>J</sub> = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Open LED string protection time	t <sub>LEDO</sub>	V <sub>LEDx</sub> < 100mV		4		ms
Open LED string protection hiccup time	t <sub>OLP_HICcup</sub>			1		ms
Open LED string protection hiccup detection time	V <sub>OLP_DET</sub>			32		μs
Thermal shutdown threshold <sup>(5)</sup>	T <sub>ST</sub>			170		°C
Thermal shutdown hysteresis <sup>(5)</sup>	T <sub>ST_HYS</sub>			20		°C
<b>I<sup>2</sup>C Interface</b>						
Input logic low	V <sub>IL</sub>		0		0.4	V
Input logic high	V <sub>IH</sub>		1.3			V
Output logic low <sup>(5)</sup>	V <sub>OL</sub>	I <sub>LOAD</sub> = 3mA			0.4	V
SCL clock frequency <sup>(5)</sup>	f <sub>SCL</sub>		10		1000	kHz
Bus free time <sup>(5)</sup>	t <sub>BUF</sub>	Between stop and start condition	0.5			μs
Holding time after (repeated) start condition <sup>(5)</sup>	t <sub>HD_STA</sub>	After this period, the first clock is generated	0.26			μs
Repeated start condition set-up time <sup>(5)</sup>	t <sub>SU_STA</sub>		0.26			μs
Stop condition set-up time <sup>(5)</sup>	t <sub>SU_STO</sub>		0.26			μs
Data hold time <sup>(5)</sup>	t <sub>HD_DAT</sub>		0			ns
Data set-up time <sup>(5)</sup>	t <sub>SU_DAT</sub>		50			ns
Clock low timeout <sup>(5)</sup>	t <sub>TIMEOUT</sub>		25		35	ms
Clock low time <sup>(5)</sup>	t <sub>LOW</sub>		0.5			
Clock high time <sup>(5)</sup>	t <sub>HIGH</sub>		0.26		50	μs
Clock/data falling time <sup>(5)</sup>	t <sub>F</sub>				120	ns
Clock/data rising time <sup>(5)</sup>	t <sub>R</sub>				120	ns

## I<sup>2</sup>C COMPATIBLE TIMING DIAGRAM




**Notes:**

- 5) Not tested in production. Guaranteed by characterization.


## TYPICAL PERFORMANCE CHARACTERISTICS

V<sub>IN</sub> = 4.5V, LED = 16P/1S, I<sub>SET</sub> = 25mA, T<sub>A</sub> = 25°C, unless otherwise noted.

**Steady State**




**EN\_Bit Power On**




**Analog Dimming**

12.5mA/string




**Analog Dimming**

0.39mA/string




**PWM Dimming**

PWM duty = 50%



**PWM Dimming**

PWM duty = 0.024%




## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V<sub>IN</sub> = 4.5V, LED = 16P/1S, I<sub>SET</sub> = 25mA, T<sub>A</sub> = 25°C, unless otherwise noted.


### Slew Rate

PWM dimming, slew rate = 5μs




### Phase Shift

PWM dimming, duty = 20%




### Refresh Function

f<sub>PWM</sub> = 250Hz, RFRSH = 1FF




### Short LED Protection

RFSH/FLT enabled for fault indication



### Open LED Protection

RFSH/FLT enabled for fault indication





## OPERATION

The MPQ3326 applies 16 internal current sources in each LED string terminal. The LED current of each channel is set by an external current-setting resistor. The maximum current is 50mA.

### Enable (EN) and Start-Up

When the input voltage exceeds the under-voltage lockout (UVLO) threshold and the EN pin exceeds its rising threshold, the MPQ3326 enters standby mode, and the I<sup>2</sup>C is active. After setting the I<sup>2</sup>C register, set the EN bit high to start up the system. The start-up sequence is as follows:

1. VIN
2. EN
3. I<sup>2</sup>C setting
4. Set the EN bit

### Channel Select

The channel can be disabled by setting the corresponding CHxEN bit (e.g. x = 1, 2, ..., 16) low, or by connecting the channel to GND.

### Dimming

Each channel has its own 6-bit analog dimming register and 12-bit PWM dimming register. The MPQ3326 supports analog dimming and PWM dimming for each channel.

In analog dimming, the LED current amplitude changes when the analog dimming register changes. Change the code in the ICHx register (e.g. x = 1, 2, ..., 16) to choose analog dimming for the corresponding channel. The LED current (I<sub>LED</sub>) amplitude can be estimated with Equation (1):

$$I_{LED} = \frac{ICH_x}{63} \times I_{SET} \quad (1)$$

Where ICHx is the analog dimming code for the corresponding channel. For example, if ICHx = 0, I<sub>LED</sub> is 0A.

In PWM dimming, I<sub>LED</sub> is reduced. Meanwhile, the LED current amplitude stays the same, and the LED current duty varies with the PWM dimming register.

The PWM dimming duty is set by the PWMx register (e.g. x = 1, 2, ..., 16). The duty can be calculated with Equation (2):

$$D = \frac{PWM_x}{4095} \quad (2)$$

Where PWMx is the PWM dimming duty code for each corresponding channel. The duty changes only when the 8MSB of PWM duty register are written. When PWMx = 0, the corresponding LED channel current is 0A.

The PWM dimming frequency can be selected via register FPWM1:0. The potential frequencies are listed below:

- FPWM 1:0 = 00, 220Hz
- FPWM 1:0 = 01, 250Hz (default)
- FPWM 1:0 = 10, 280Hz
- FPWM 1:0 = 11, 330Hz

To avoid a glitch during operation, the following conditions must be met:

- Change the FPWM1:0 value only when the EN bit is set 0.
- Write the FPWM register and wait for a 10μs delay before writing other registers.

### Phase Shift

A channel-by-channel phase shift function can be implemented. This function is enabled by setting the PS\_EN bit high.

When the phase shift function is enabled, the channel x + 1 (e.g. x = 1, 2, ..., 15) LED current rising edge is delayed for 40μs after channel x's LED current rising edge.

### SYNC Output for LCD Refresh Frequency

The fault indicator function can be enabled by the FLTEN bit. If FLTEN = 0, fault indication is disabled. RFSH/FLT keeps the output refresh signal even if a protection is triggered.

If FLTEN = 1, the fault indicator function is enabled. The SYNC/FLT pin is pulled low if a protection occurs. Table 1 shows the details of RFSH/FLT pin output status.

**Table 1: RFSH/FLT Pin Output Status**

FLTEN	RFSH/FLT Pin Output			
	FRFSH = 0x000		FRFSH = 0x001~0x3FF	
	No fault condition	Fault condition	No fault condition	Fault condition
1	Externally pulled high	Low	Rectangle signal	Low
0	External pull high		Rectangle signal	

The refresh signal frequency is set by FRFSH 9:0. If FRFSH 9:0 = 0x000, then the RFSH/FLT pin outputs high. If FRFSH 9:0 = 0x001 to 0x3FF, then the RFSH/FLT pin outputs a rectangle signal, and the refresh frequency can be calculated with Equation (3):

$$f_{\text{REFRESH}} = \frac{127500}{\text{FRFSH}_{9:0}} \quad (3)$$

Note that if FPWM1:0 = 01, the PWM dimming frequency is 250Hz. If RFSH 9:0 = 0x000, the RFSH/FLT pin outputs high.


The refresh frequency is also related to the PWM dimming frequency. When FRFSH9:0 > 0, the refresh frequency can be estimated with Equation (4):

$$f_{\text{REFRESH}} = \frac{127500}{\text{FRFSH}} \times \frac{f_{\text{PWM}}}{250} \text{ (Hz)} \quad (4)$$

Where  $f_{\text{REFRESH}}$  is the refresh frequency, FRFSH is the value of register FRFSH 9:0, and  $f_{\text{PWM}}$  is PWM dimming frequency set by register FPWM1:0 (it can be either 200Hz, 250Hz, 280Hz, or 330Hz).

Note that all numbers in the equation have a decimal base, and that the refresh frequency does not change until the 8MSB are written.

The internal oscillator is divided by 8. As the clock refreshes the frequency generation, the FRFSH register sets the counter number (see Figure 4).


**Figure 4: Refresh Frequency Generation**

### LED Current Slew Rate Control

Changing the LED current's rising/falling slew rate in PWM dimming can optimize EMI performance. The LED current rising/falling slew rate is controlled by the SLEW register, bits[1:0], and can be set to the values listed below:

- SLEW1:0 = 00, no slew rate
- SLEW1:0 = 01, 5 $\mu$ s
- SLEW1:0 = 10, 10 $\mu$ s
- SLEW1:0 = 11, 20 $\mu$ s

### Protection

The MPQ3326 employs  $V_{\text{IN}}$  under-voltage lockout (UVLO), LED short protection, LED open protection, and thermal shutdown.

The /FLT pin is an active low open drain that should be pulled high to an external voltage source. If a protection is triggered, the corresponding fault bit is set, and /FLT is pulled low.

In hiccup mode, the /FLT pin is pulled high once the fault condition is removed.

In latch-off mode, the /FLT pin is released if all of the fault bits are read.

For LED open and short protection, the hiccup mode or latch-off mode can be selected by the LATCH bit through the I<sup>2</sup>C.

If LATCH = 1, the MPQ3326 is in latch-off mode. This means that if a fault is triggered, the fault channel stays off until VIN or EN is turned off and reset.

If LATCH = 0, the MPQ3326 is in hiccup mode. In this mode, the fault channel tries to conduct for 32μs to detect if the fault is cleared, and repeats this process every 1ms. /FLT is released once the fault condition is removed.

### V<sub>IN</sub> Under-Voltage Lockout (UVLO)

If the input voltage drops to the VIN under-voltage lockout (UVLO) threshold, the IC stops working and all I<sup>2</sup>C registers are reset.

### LED Open Protection

If an LED open fault occurs, the LED<sub>x</sub> (e.g. x = 1, 2, ..., 16) voltage drops. If the LED<sub>x</sub> voltage drops below the protection threshold (about 100mV) for 4ms, LED open protection is triggered. Once this occurs, the fault channel turns off, the corresponding open fault bit CH<sub>x</sub>O (x = 1, 2, ..., 16) is set, and the /FLT pin is pulled low. The fault bit is reset when it is read, and the /FLT pin is pulled high.

### LED Short Protection

If an LED short condition occurs, the VIN - VLED<sub>x</sub> voltage drops. If the VLED<sub>x</sub> (e.g. x = 1, 2, ..., 16) voltage exceeds the voltage set by STH for 4ms, LED short protection is triggered. Once this occurs, the short channel turns off, the corresponding CH<sub>x</sub>S fault bit is set, and /FLT pulls low.

The LED short protection threshold is configured by STH 1:0, and can be set to the following values:

- STH1:0 = 00, 2V
- STH1:0 = 01, 3V
- STH1:0 = 10, 4V
- STH1:0 = 11, 5V

The fault bit is reset when it is read, and the /FLT pin is pulled high.

### Over-Temperature Protection (OTP)

If the IC temperature exceeds 170°C, over-temperature protection (OTP) is triggered. When OTP is triggered, all channels turn off, /FLT pulls

low, the FT\_OTP bit is set. If the temperature drops by 20°C, the IC recovers, all channels turn on, and the part resumes normal operation.

## I<sup>2</sup>C INTERFACE REGISTER DESCRIPTION

### I<sup>2</sup>C Chip Address


The device address is 0x30~0x39, and is configured by the ADDR resistor. The internal current source flows to the ADDR resistor, then the voltage of ADDR determines the I<sup>2</sup>C address. 10 different addresses can be configured through the ADDR resistor. Table 2 shows how the I<sup>2</sup>C address resistor relates to the ISET resistor.

**Table 2: I<sup>2</sup>C Address Setting**

R <sub>ADDR</sub> /R <sub>ISET</sub>	I <sup>2</sup> C Address (A3, A2, A1, A0)
<0.05	0000
>0.05, <0.15	0001
>0.15, <0.25	0010
>0.25, <0.35	0011
>0.35, <0.45	0100
>0.45, <0.55	0101
>0.55, <0.65	0110
>0.65, <0.75	0111
>0.75, <0.85	1000
>0.85, <0.95	1001

At start-up, the IC checks the I<sup>2</sup>C address first; this address remains the same during operation unless the IC power is reset.

After the start condition, the I<sup>2</sup>C-compatible master sends a 7-bit address followed by an eighth read (1) or write (0) bit. The eighth bit indicates the register address to/from which the data will be written/read (see Figure 5).



**Figure 5: The I<sup>2</sup>C Compatible Device Address**

To avoid a glitch during operation, ensure that the following conditions are met:

- Change the FPWM1:0 value only when the EN bit is set 0.
- Write the FPWM register and wait for a 10μs delay before writing other registers.

**REGISTER MAP**

Add	Default	D7	D6	D5	D4	D3	D2	D1	D0	
00h	01	RESERVED							FPWM[1:0]	
01h	00	FLTEN	LATCH	STH[1:0]		SLEW[1:0]		PS_EN	EN	
02h	01	RESERVED					FT_OTP	FRFSH[1:0]		
03h	6A	FRFSH 9:2								
04h	FF	CH16EN	CH15EN	CH14EN	CH13EN	CH12EN	CH11EN	CH10EN	CH9EN	
05h	FF	CH8EN	CH7EN	CH6EN	CH5EN	CH4EN	CH3EN	CH2EN	CH1EN	
06h	00	CH16O	CH15O	CH14O	CH13O	CH12O	CH11O	CH10O	CH9O	
07h	00	CH8O	CH7O	CH6O	CH5O	CH4O	CH3O	CH2O	CH1O	
08h	00	CH16S	CH15S	CH14S	CH13S	CH12S	CH11S	CH10S	CH9S	
09h	00	CH8S	CH7S	CH6S	CH5S	CH4S	CH3S	CH2S	CH1S	
0Ah	3F	RESERVED			ICH1[5:0]					
0Bh	0F	RESERVED				PWM1[3:0]				
0Ch	FF	PWM1 11:4								
0Dh	3F	RESERVED			ICH2[5:0]					
0Eh	0F	RESERVED				PWM2[3:0]				
0Fh	FF	PWM2 11:4								
10h	3F	RESERVED			ICH3[5:0]					
11h	0F	RESERVED				PWM3[3:0]				
12h	FF	PWM3 11:4								
13h	3F	RESERVED			ICH4[5:0]					
14h	0F	RESERVED				PWM4 [3:0]				
15h	FF	PWM4[11:4]								
16h	3F	RESERVED			ICH5[5:0]					
17h	0F	RESERVED				PWM5[3:0]				
18h	FF	PWM5[11:4]								
19h	3F	RESERVED			ICH6[5:0]					
1Ah	0F	RESERVED				PWM6[3:0]				
1Bh	FF	PWM6[11:4]								
1Ch	3F	RESERVED			ICH7[5:0]					
1Dh	0F	RESERVED				PWM7[3:0]				
1Eh	FF	PWM7[11:4]								
1Fh	3F	RESERVED			ICH8[5:0]					
20h	0F	RESERVED				PWM8[3:0]				
21h	FF	PWM8[11:4]								
22h	3F	RESERVED			ICH9[5:0]					
23h	0F	RESERVED				PWM9[3:0]				
24h	FF	PWM9[11:4]								
25h	3F	RESERVED			ICH10[5:0]					
26h	0F	RESERVED				PWM10[3:0]				
27h	FF	PWM10[11:4]								
28h	3F	RESERVED			ICH11[5:0]					
29h	0F	RESERVED				PWM11[3:0]				

**REGISTER MAP (continued)**

Add	Default	D7	D6	D5	D4	D3	D2	D1	D0	
2Ah	FF	PWM11[11:4]								
2Bh	3F	RESERVED			2Bh					
2Ch	0F	RESERVED					2Ch			
2Dh	FF	PWM12[11:4]								
2Eh	3F	RESERVED			2Eh					
2Fh	0F	RESERVED					2Fh			
30h	FF	PWM13[11:4]								
31h	3F	RESERVED			31h					
32h	0F	RESERVED					32h			
33h	FF	PWM14[11:4]								
34h	3F	RESERVED			34h					
35h	0F	RESERVED					35h			
36h	FF	PWM15[11:4]								
37h	3F	RESERVED			37h					
38h	0F	RESERVED					38h			
39h	FF	PWM16[11:4]								

**PWM Dimming Frequency Setting**

Addr: 0x00				
Bits	Bit Name	Access	Default	Description
7:2	RESERVED	R	000000	Reserved.
1:0	FPWM	R/W	01	<p>Sets the PWM dimming frequency (<math>f_{PWM}</math>).</p> <p>00: 220Hz 01: 250Hz 10: 280Hz 11: 330Hz</p> <p>The following conditions must be met to avoid glitches:</p> <ul style="list-style-type: none"> <li>Change the FPWM setting only when the EN bit is set 0.</li> <li>Write the FPWM register, then wait for 10<math>\mu</math>s before writing other registers.</li> </ul>

**Control Register**

Addr: 0x01				
Bits	Bit Name	Access	Default	Description
7	FLTEN	R/W	0	<p>Enables the RFSH/FLT pin to indicate if faults occur.</p> <p>0: Disabled. The RFSH/FLT pin refreshes the signal output 1: Enabled</p>
6	LATCH	R/W	1	<p>Enables the latch-off fault response.</p> <p>0: Disabled. The device enters hiccup mode if a fault condition is detected 1: Enabled</p>
5:4	S_TH[1:0]	R/W	00	<p>Sets the LED short protection threshold.</p> <p>00: 2V 01: 3V 10: 4V 11: 5V</p>
3:2	SLEW[1:0]	R/W	00	<p>Sets the LED current slew rate.</p> <p>00: No slew rate 01: 5<math>\mu</math>s 10: 10<math>\mu</math>s 11: 20<math>\mu</math>s</p>
1	PS_EN	R/W	0	<p>Enables the phase shift function.</p> <p>0: Disable the phase shift function 1: Enable the phase shift function. The rising edge of channel <math>x + 1</math> occurs 40<math>\mu</math>s after channel <math>x</math> (e.g. <math>x = 1, 2, \dots, 15</math>)</p>
0	EN	R/W	0	<p>Enables the IC.</p> <p>0: Disabled 1: Enabled</p>

**Refresh Frequency Setting and OTP Fault Register**

Addr: 0x02				
Bits	Bit Name	Access	Default	Description
7:3	RESERVED	R	0	Reserved.
2	FT_OTP	R	0	Indicates if an over-temperature (OT) fault has occurred. 0: An OT fault has not occurred 1: An OT fault has occurred
1:0	FRFSH[1:0]	R/W	01	Sets the refresh frequency, 2LSB. If FRFSH 9:0 = 0x000, the RFSH/FLT pin outputs high If FRFSH 9:0 > 0, the RFSH/FLT pin outputs a rectangle signal. If with FPWM[1:0] = 01 in this scenario, the frequency can be calculated with the following equation: $f_{\text{REFRESH}} = \frac{127500}{\text{FRFSH}} \times \frac{f_{\text{PWM}}}{250} \text{ (Hz)}$ All numbers in the above equation are decimal-based. The refresh frequency does not change until the 8MSB are written. The default $f_{\text{REFRESH}}$ value is 300Hz.

**Refresh Frequency Setting Register**

Addr: 0x03				
Bits	Bit Name	Access	Default	Description
7:0	FRFSH[9:2]	R/W	6A	Refresh frequency setting register, 8MSB. If FRFSH 9:0 = 0x000, the RFSH/FLT pin outputs high If FRFSH 9:0 > 0, the RFSH/FLT pin outputs a rectangle signal. If with FPWM[1:0] = 01 in this scenario, the frequency can be calculated with the following equation: $f_{\text{REFRESH}} = \frac{127500}{\text{FRFSH}} \times \frac{f_{\text{PWM}}}{250} \text{ (Hz)}$ All numbers in the above equation are decimal-based. The refresh frequency does not change until the 8MSB are written. The default $f_{\text{REFRESH}}$ is 300Hz.

**Channel Enable Register (Channels 9–16)**

Addr: 0x04				
Bit	Bit Name	Access	Default	Description
7	CH16EN	R/W	1	Channel 16 enable bit. 0: Disabled 1: Enabled
6	CH15EN	R/W	1	Channel 15 enable bit. 0: Disabled 1: Enabled
5	CH14EN	R/W	1	Channel 14 enable bit. 0: Disabled 1: Enabled
4	CH13EN	R/W	1	Channel 13 enable bit. 0: Disabled 1: Enabled
3	CH12EN	R/W	1	Channel 12 enable bit. 0: Disabled 1: Enabled
2	CH11EN	R/W	1	Channel 11 enable bit. 0: Disabled 1: Enabled
1	CH10EN	R/W	1	Channel 10 enable bit. 0: Disabled 1: Enabled
0	CH9EN	R/W	1	Channel 9 enable bit. 0: Disabled 1: Enabled

**Channel Enable Register (Channels 1–8)**

Addr: 0x05				
Bit	Bit Name	Access	Default	Description
7	CH8EN	R/W	1	Channel 8 enable bit. 0: Disabled 1: Enabled
6	CH7EN	R/W	1	Channel 7 enable bit. 0: Disabled 1: Enabled
5	CH6EN	R/W	1	Channel 6 enable bit. 0: Disabled 1: Enabled
4	CH5EN	R/W	1	Channel 5 enable bit. 0: Disabled 1: Enabled
3	CH4EN	R/W	1	Channel 4 enable bit. 0: Disabled 1: Enabled
2	CH3EN	R/W	1	Channel 3 enable bit. 0: Disabled 1: Enabled
1	CH2EN	R/W	1	Channel 2 enable bit. 0: Disabled 1: Enabled
0	CH1EN	R/W	1	Channel 1 enable bit. 0: Disabled 1: Enabled

**Channel Open Fault Register (Channels 9–16)**

<b>Addr: 0x06</b>				
<b>Bit</b>	<b>Bit Name</b>	<b>Access</b>	<b>Default</b>	<b>Description</b>
7	CH16O	R	0	Channel 16 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
6	CH15O	R	0	Channel 15 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
5	CH14O	R	0	Channel 14 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
4	CH13O	R	0	Channel 13 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
3	CH12O	R	0	Channel 12 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
2	CH11O	R	0	Channel 11 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
1	CH10O	R	0	Channel 10 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
0	CH9O	R	0	Channel 9 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred

**Channel Open Fault Register (Channels 1–8)**

<b>Addr: 0x07</b>				
<b>Bit</b>	<b>Bit Name</b>	<b>Access</b>	<b>Default</b>	<b>Description</b>
7	CH8O	R	0	Channel 8 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
6	CH7O	R	0	Channel 7 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred
5	CH6O	R	0	Channel 6 open protection fault flag. 0: No open fault has occurred 1: An open fault has occurred

4	CH5O	R	0	Channel 5 open-load protection fault flag. 0: No open-load fault has occurred 1: An open-load fault has occurred
3	CH4O	R	0	Channel 4 open-load protection fault flag. 0: No open-load fault has occurred 1: An open-load fault has occurred
2	CH3O	R	0	Channel 3 open-load protection fault flag. 0: No open-load fault has occurred 1: An open-load fault has occurred
1	CH2O	R	0	Channel 2 open-load protection fault flag. 0: No open-load fault has occurred 1: An open-load fault has occurred
0	CH1O	R	0	Channel 1 open-load protection fault flag. 0: No open-load fault has occurred 1: An open-load fault has occurred

**Channel Short Fault Register (Channels 9–16)**

Addr: 0x08				
Bit	Bit Name	Access	Default	Description
7	CH16S	R	0	Channel 16 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
6	CH15S	R	0	Channel 15 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
5	CH14S	R	0	Channel 14 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
4	CH13S	R	0	Channel 13 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
3	CH12S	R	0	Channel 12 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
2	CH11S	R	0	Channel 11 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
1	CH10S	R	0	Channel 10 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred
0	CH9S	R	0	Channel 9 short protection fault flag. 0: No short fault has occurred 1: A short fault has occurred

**Channel Short Fault Register (Channels 1–8)**

Addr: 0x09				
Bit	Bit Name	Access	Default	Description
7	CH8S	R	0	Channel 8 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
6	CH7S	R	0	Channel 7 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
5	CH6S	R	0	Channel 6 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
4	CH5S	R	0	Channel 5 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
3	CH4S	R	0	Channel 4 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
2	CH3S	R	0	Channel 3 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
1	CH2S	R	0	Channel 2 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred
0	CH1S	R	0	Channel 1 short protection fault flag. 0: No short fault has occurred 1: A fault has occurred

**Channel 1 LED Current Setting Register**

Addr: 0x0A				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH1[5:0]	R/W	111111	Channel 1 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{\text{Code}}{63} \times I_{SET}$

**Channel 1 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x0B				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM1[3:0]	R/W	1111	Channel 1 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 1 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x0C				
Bits	Bit Name	Access	Default	Description
7:0	PWM1[11:4]	R/W	11111111	Channel 1 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 2 LED Current Setting Register**

Addr: 0x0D				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH2[5:0]	R/W	111111	Channel 2 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 2 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x0E				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM2[3:0]	R/W	1111	Channel 2 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 2 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x0F				
Bits	Bit Name	Access	Default	Description
7:0	PWM2[11:4]	R/W	11111111	Channel 2 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 3 LED Current Setting Register**

Addr: 0x10				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH3[5:0]	R/W	111111	Channel 3 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 3 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x11				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM3[3:0]	R/W	1111	Channel 3 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 3 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x12				
Bits	Bit Name	Access	Default	Description
7:0	PWM3[11:4]	R/W	11111111	Channel 3 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 4 LED Current Setting Register**

Addr: 0x13				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH4[5:0]	R/W	111111	Channel 4 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 4 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x14				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM4[3:0]	R/W	1111	Channel 4 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 4 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x15				
Bits	Bit Name	Access	Default	Description
7:0	PWM4[11:4]	R/W	11111111	Channel 4 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 5 LED Current Setting Register**

Addr: 0x16				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH5[5:0]	R/W	111111	Channel 5 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 5 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x17				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM5[3:0]	R/W	1111	Channel 5 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 5 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x18				
Bits	Bit Name	Access	Default	Description
7:0	PWM5[11:4]	R/W	11111111	Channel 5 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 6 LED Current Setting Register**

Addr: 0x19				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH6[5:0]	R/W	111111	Channel 6 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 6 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x1A				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM6[3:0]	R/W	1111	Channel 6 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 6 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x1B				
Bits	Bit Name	Access	Default	Description
7:0	PWM6[11:4]	R/W	11111111	Channel 6 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 7 LED Current Setting Register**

Addr: 0x1C				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH7[5:0]	R/W	111111	Channel 7 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{\text{Code}}{63} \times I_{SET}$

**Channel 7 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x1D				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM7[3:0]	R/W	1111	Channel 7 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 7 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x1E				
Bits	Bit Name	Access	Default	Description
7:0	PWM7[11:4]	R/W	11111111	Channel 7 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 8 LED Current Setting Register**

Addr: 0x1F				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH8[5:0]	R/W	111111	Channel 8 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 8 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x20				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM8[3:0]	R/W	1111	Channel 8 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 8 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x21				
Bits	Bit Name	Access	Default	Description
7:0	PWM8[11:4]	R/W	11111111	Channel 8 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 9 LED Current Setting Register**

Addr: 0x22				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH9[5:0]	R/W	111111	Channel 9 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 9 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x23				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM9[3:0]	R/W	1111	Channel 9 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 9 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x24				
Bits	Bit Name	Access	Default	Description
7:0	PWM9[11:4]	R/W	11111111	Channel 9 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 10 LED Current Setting Register**

Addr: 0x25				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH10[5:0]	R/W	111111	Channel 10 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 10 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x26				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM10[3:0]	R/W	1111	Channel 10 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 10 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x27				
Bits	Bit Name	Access	Default	Description
7:0	PWM10[11:4]	R/W	11111111	Channel 10 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 11 LED Current Setting Register**

Addr: 0x28				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH11[5:0]	R/W	111111	Channel 11 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 11 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x29				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM11[3:0]	R/W	1111	Channel 11 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 11 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x2A				
Bits	Bit Name	Access	Default	Description
7:0	PWM11[11:4]	R/W	11111111	Channel 11 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 12 LED Current Setting Register**

Addr: 0x2B				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH12[5:0]	R/W	111111	Channel 12 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{\text{Code}}{63} \times I_{SET}$

**Channel 12 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x2C				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM12[3:0]	R/W	1111	Channel 12 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 12 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x2D				
Bits	Bit Name	Access	Default	Description
7:0	PWM12[11:4]	R/W	11111111	Channel 12 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 13 LED Current Setting Register**

Addr: 0x2E				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH13[5:0]	R/W	111111	Channel 13 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 13 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x2F				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM13[3:0]	R/W	1111	Channel 13 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 13 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x30				
Bits	Bit Name	Access	Default	Description
7:0	PWM13[11:4]	R/W	11111111	Channel 13 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 14 LED Current Setting Register**

Addr: 0x31				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH14[5:0]	R/W	111111	Channel 14 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 14 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x32				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM14[3:0]	R/W	1111	Channel 14 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 14 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x33				
Bits	Bit Name	Access	Default	Description
7:0	PWM14[11:4]	R/W	11111111	Channel 14 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 15 LED Current Setting Register**

Addr: 0x34				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH15[5:0]	R/W	111111	Channel 15 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 15 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x35				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM15[3:0]	R/W	1111	Channel 15 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 15 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x36				
Bits	Bit Name	Access	Default	Description
7:0	PWM15[11:4]	R/W	11111111	Channel 15 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

**Channel 16 LED Current Setting Register**

Addr: 0x37				
Bits	Bit Name	Access	Default	Description
7:6	RESERVED	R	00	Reserved.
5:0	ICH16[5:0]	R/W	111111	Channel 16 LED current analog dimming register. The current can be calculated with the following equation: $I_{LED} = \frac{Code}{63} \times I_{SET}$

**Channel 16 PWM Dimming Duty Setting Register (LSB)**

Addr: 0x38				
Bits	Bit Name	Access	Default	Description
7:4	RESERVED	R	0000	Reserved.
3:0	PWM16[3:0]	R/W	1111	Channel 16 LED current PWM dimming duty setting register, 4LSB. The dimming duty only changes when the 8MSB are written.

**Channel 16 PWM Dimming Duty Setting Register (MSB)**

Addr: 0x39				
Bits	Bit Name	Access	Default	Description
7:0	PWM16[11:4]	R/W	11111111	Channel 16 LED current PWM dimming duty setting register, 8MSB. The dimming duty only changes when the 8MSB are written.

## APPLICATION INFORMATION

### LED Current Setting

Connect a resistor from the ISET pin to GND to set the LED current for all 16 channels. The LED current ( $I_{LED}$ ) can be calculated with Equation (5):

$$I_{LED} \text{ (mA)} = \frac{500}{R_{ISET} \text{ (k}\Omega\text{)}} \quad (5)$$

For a maximum 50mA  $I_{LED}$ , ensure that  $V_{IN} \geq 4.5V$  to power the IC.

### PCB Layout Guidelines

The traces from the LED anode to the LEDx pins must be wide enough to support the set current (up to 50mA) (see Figure 6).






Figure 6: Recommended PCB Layout

**SYSTEM APPLICATION CIRCUITS FOR AUTOMOTIVE**




**Figure 7: Typical Application Circuit**




**Figure 8: Typical System Application Circuit**

**PACKAGE INFORMATION**


**QFN-24 (4mmx4mm) Wettable Flank**




**TOP VIEW**




**BOTTOM VIEW**



**SIDE VIEW**



**SECTION A-A**




**RECOMMENDED LAND PATTERN**

**NOTE:**

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ3326GR-AEC1	QFN-24 (4mmx4mm)	5000	N/A	13in	12mm	8mm



## REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	4/28/2021	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.