

2.5A, Forced PWM Mode, 3MHz Step-Down Converter in SOT23-5 Package

DESCRIPTION

The ETA3418 is a high-efficiency, DC-to-DC stepdown switching regulator, work in force PWM mode, capable of delivering up to 2.5A of output current. The devices operate from an input voltage range of 2.6V to 7V and provide output voltages from 0.6V to VIN, making the ETA3418 ideal for low voltage power conversions. Running at a fixed frequency of 3MHz allows the use of small inductance value and low DCR inductors, thereby achieving higher efficiencies. Other external components, such as ceramic input and output caps, can also be small due to higher switching frequency, while maintaining exceptional low noise output voltages. Built-in EMI reduction circuitry makes this converter ideal power supply for RF applications. Internal soft-start control circuitry reduces inrush current. Short-circuit and thermaloverload protection improves design reliability.


ETA3418 is housed in a tiny SOT23-5 package.

FEATURES

- Up to 96% Efficiency
- Up to 2.5A Max Output Current
- 3MHz Switching Frequency
- Internal Compensation
- Tiny SOT23-5 Package
- Short-Circuit Protection
- Over-Temperature Protection
- Forced PWM Mode


APPLICATIONS

- LCD TV
- Set Top Box
- Telecom Devices





PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

VIN,EN,SW Voltage			9V		
FB Voltage			6V		
Thermal Resistance	Θ_{JA}	Θ_{JC}			
SOT23-5	220	110	°C/W		
Lead Temperature (Soldering 10sec)260°C					

Recommended Operating Conditions

(Note: The device is not guaranteed to function outside its operating conditions.) Ambient Temperature Range-40°C to 85°C Junction Temperature Range-40°C to 125°C

ELECTRICAL CHARACTERISTICS

(V_{IN} = 3.6V, unless otherwise specified. Typic	al values are at T _A = 25°C.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.6		7	V
Input UVLO	Rising, Hysteresis=200mV		2.35	2.45	V
OVP	Rising, Hysteresis=500mV		7		V
Input Supply Current	V _{OUT} =1.8V, I _{OUT} =0A		8		mA
Input Shutdown Current				1	μA
FB Voltage	2.5V≤V _{IN} ≤5.5V	0.588	0.6	0.612	V
FB Input Current	V _{FB} =1V		0.01	1	μA
Output Voltage Range		0.6		VIN	V
Load Regulation	V_{OUT} =1.8V, I_{OUT} from 0A to 2.5A		0.5		%/A
Line Regulation	$V_{\text{IN}}\text{=}2.4\text{V}$ to 5.5V and $I_{\text{OUT}}\text{=}1\text{A}$		0.1		%/V
Switching Frequency		2.5	3	3.2	MHz
Maximum Duty Cycle			100		%
PMOS Switch On Resistance	I _{sw} =200mA		95		mΩ
NMOS Switch On Resistance	I _{sw} =200mA		65		mΩ
High Side Current Limit		3			А
SW Leakage Current	$V_{\text{OUT}}\text{=}5.5\text{V},$ $V_{\text{SW}}\text{=}0$ or 5.5V, EN= GND			5	μA
EN Rising Threshold	Rising	1.2			V
EN Falling Threshold	Falling			0.4	V
EN Input Current	V _{EN} =5V		1	2	uA
Thermal Shutdown			160		°C





PIN DESCRIPTION


PIN #	NAME	DESCRIPTION
1	EN	Enable pin for the IC. Drive this pin high to enable the part, low to disable. Default
		low when floating
2	GND	Ground
3	SW	Inductor Connection. Connect an inductor between SW and the regulator output.
4	IN	Supply Voltage. Bypass with a 10µF ceramic capacitor to GND
5	FB	Feedback Input. Connect an external resistor divider from the output to FB and GND
		to set the output to a voltage between 0.6V and VIN

TYPICAL CHARACTERISTICS


(Typical values are at $T_A = 25$ °C unless otherwise specified.)








Eff. Vs. lout








TYPICAL CHARACTERISTICS Cont'd


(Typical values are at T_A = 25°C unless otherwise specified.)

















FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The ETA3418 high efficiency switching regulator is a DC-to-DC step-down converter, work in force PWM mode, capable of delivering up to 2.5A of output current. The device operates in pulse-width modulation (PWM) at 3MHz from a 2.6V to 7.0V input voltage and provides an output voltage from 0.6V to VIN, making the ETA3418 ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

Loop Operation

ETA3418 uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

Current Sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the error amplifier output by the PWM comparator to terminate the on cycle.



Current Limit

There is a cycle-by-cycle current limit on the high-side MOSFET. When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. ETA3418 utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 200mV, limiting the current to I_{PEAK} and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

ETA3418 has an internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the I soft-start circuitry slowly ramps up current available at SW.

UVLO and Thermal Shutdown

If IN drops below 2.15V, the UVLO circuit inhibits switching. Once IN rises above 2.35V, the UVLO clears, and the soft-start sequence activates. Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds TJ= +160°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C, resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

DESIGN PROCEDURE

Setting Output Voltages

Output voltages are set by external resistors. The FB threshold is 0.6V.

R_{TOP} = R_{BOTTOM} x [(V_{OUT} / 0.6) - 1]

Input Capacitor and Output Capacitor Selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. Input ripple with a ceramic capacitor is approximately as follows:

 $V_{\text{RIPPLE}} = IL_{(\text{PEAK})}[1 / (2\pi x f_{\text{OSC}} x C_{\text{IN}})]$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

 $V_{RIPPLE(ESR)} = IL_{(PEAK)} \times ESR$

The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance.

Inductor Selection

A reasonable inductor value (LIDEAL) can be derived from the following: $L_{IDEAL} = [2(VIN) \times D(1 - D)] / I_{OUT} \times f_{OSC}$




PCB LAYOUT GUIDE

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.

If change is necessary, please follow these guidelines and take Figure for reference.

- 1) Keep the path of switching current short and minimize the loop area formed by input cap, high-side MOSFET and low-side MOSFET.
- 2) Bypass ceramic capacitors are suggested to be put close to the Vin pin.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.





Keep the power devices as close to the chip as possible to achieve the smallest power loop area, which leads to the best EMI performance; Cin is always placed nearest to Vin and GND




PACKAGE OUTLINE

Package: SOT23-5







Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.850	3.050	0.112	0.120
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°