

DESCRIPTION

The MP6500L is a stepper motor driver with current regulation and a built-in translator. Current sensing is internal and does not require external sense resistors. With high integration and a small package size, the MP6500L is a space-saving, cost-effective solution for bipolar stepper motor drives.

The MP6500L operates from a supply voltage up to 35V and can deliver motor currents up to 2.5A based on PCB design and thermal conditions. The MP6500L can operate a bipolar stepper motor in full-, half-, quarter-, or eighthstep mode. Internal safety features include over-current protection (OCP), input overvoltage protection (OVP), under-voltage lockout (UVLO), and thermal shutdown.

The MP6500L is available in a QFN-24 (5mmx5mm) package.

FEATURES


- Wide 4.5V to 35V Input Voltage Range
- Two Internal Full-Bridge Drivers
- Internal Current Sensing and Regulation
- Low On Resistance (195mΩ HS-FET, 170mΩ LS-FET)
- No Control Power Supply Required
- Simple Logic Interface
- 3.3V and 5V Compatible Logic Supply
- Step Modes from Full Step to Eighth-Step
- 2.5A Output Current
- Automatic Current Decay
- Over-Current Protection (OCP)
- Input Over-Voltage Protection (OVP)
- Thermal Shutdown and Under-Voltage Lockout (UVLO) Protection
- Fault Indication Output
- Available in a QFN-24 (5mmx5mm) Package

APPLICATIONS

- Bipolar Stepper Motors
- Printers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



ORDERING INFORMATION


Part Number*	Package	Top Marking	MSL Rating			
MP6500LGU	QFN-24 (5mmx5mm)	See below	2			

For Tape & Reel, add suffix – Z (e.g. MP6500LGU–Z).

TOP MARKING

MPSYYWW MP6500L LLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP6500L: Part number LLLLLLL: Lot number



PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	DIR	Direction input. DIR has an internal pull-down resistor.
2	nFAULT	Fault indication. nFAULT is an open-drain output. Drive nFAULT to logic low when there is a fault condition (e.g. OCP, OTP, OVP).
3	ISET	Current set programming. Place a resistor from ISET to ground to set the current through the motor.
4	AGND	Analog ground.
5	ROSC	Constant-off-time programming. A resistor from ROSC to ground sets the PWM off time.
6	MS2	Mode selection. MS1 and MS2 set the step mode (full, half-, quarter-, or eighth- step).
7	MS1	MS1 and MS2 have an internal pull-down resistor.
8, 12, 20, 24, EP	GND	Power ground.
9	BOUT1	Bridge B output terminal 1.
10, 22	VIN	Input supply voltage. Both VIN pins must be connected to the same supply. Decouple VIN to ground with a minimum 100nF ceramic capacitor.
11	BOUT2	Bridge B output terminal 2.
13	STEP	Step input. The rising edge sequences the translator and advances the motor by one increment. STEP has an internal pull-down resistor.
14	VCP	Charge pump output. Connect a 1µF, 16V, X7R ceramic capacitor from VCP to VIN.
15	CP2	Charge pump capacitor. Connect a 100nF, X7R ceramic capacitor rated for at least the
16	CP1	VIN voltage between these terminals.
17	VG	Low-side MOSFETs gate drive voltage. Connect a 220nF, 16V, X7R ceramic capacitor from VG to ground.
18	ENBL	Enable input. Drive ENBL to logic low to disable the bridge outputs and translator operation; drive it to logic high to enable these features. ENBL has an internal pull-down resistor.
19	nSLEEP	Sleep mode input. Drive nSLEEP to logic high to enable normal operation. nSLEEP has an internal pull-down resistor .
21	AOUT2	Bridge A output terminal 2.
23	AOUT1	Bridge A output terminal 1.



ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V _{IN})0.3V to +40V xOUTx voltage (V _{A/BOUT1/2})0.7V to +40V VCP, CP2V _{IN} to V _{IN} + 6.5V All other pins to AGND0.3V to +6.5V Continuous power dissipation ($T_A = 25^{\circ}$ C) ⁽²⁾
Storage temperature
Lead temperature (solder)

ESD Rating

Human body model (HBM)	± 2kV
Charged device model (CDM)	± 2kV

Recommended Operating Conditions ⁽³⁾

Supply voltage (V _{IN})	4.5V to 35V
Output current (I _{A/BOUT})	±2.5A
Operating junction temp (TJ)40°C to +125°C

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{\rm J}$ (MAX), the junction-to-ambient thermal resistance $\theta_{\rm JA}$, and the ambient temperature $T_{\rm A}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by ${\sf P}_{\sf D}$ (MAX) = $(T_{\rm J}$ (MAX) $T_{\rm A}$) / $\theta_{\rm JA}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, and may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

V_{IN} = 24V, T_{A} = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply		·				
Input supply voltage	Vin		4.5	24	35	V
Quiescent current	lq	$V_{IN} = 24V$, ENBL = 1, nSLEEP = 1, with no load		1.5	5	mA
	ISLEEP	$V_{IN} = 24V$, nSLEEP = 0			1	μA
Internal MOSFETs		• · · · · ·				
	Rнs			0.195	0.23	Ω
Output on resistance	NHS			0.25		Ω
Output on resistance	RLS	$V_{IN} = 24V, I_{OUT} = 1A,$ $T_J = 25^{\circ}C$		0.17	0.22	Ω
		$V_{IN} = 24V, I_{OUT} = 1A,$ $T_J = 85^{\circ}C$		0.25		Ω
Body diode forward voltage	VF	I _{OUT} = 1.5A			1.1	V
Control Logic						
Input logic low threshold	VIL				0.8	V
Input logic high threshold	VIH		2.1			V
	I _{IN(H)}	VIH = 5V			20	μA
Logic input current	I _{IN(L)}	V _{IL} = 0.8V			5	μA
Internal pull-down resistance	R _{PD}			500		kΩ
nFAULT Outputs (Open-Drain C	utputs)			-		
Output low voltage	V _{OL}	$I_0 = 5mA$			0.5	V
Output high leakage current	Іон	Vo = 3.3V			1	μA
Protection Circuit						
UVLO rising threshold	VIN_RISE		3.3	3.6	4	V
UVLO falling threshold	$V_{\text{IN}_{\text{FALL}}}$		3	3.3	3.7	V
Input OVP threshold	Vovp		36	37.5	38.5	V
Input OVP hysteresis	ΔV_{OVP}			1900		mV
Over-current trip level	IOCP1	Sinking	3.5	6	8.5	А
•	IOCP2	Sourcing	3.5	6	8.5	A
Over-current deglitch time ⁽⁵⁾	tocp			1		μs
Thermal shutdown ⁽⁵⁾	Ttsd			165		°C
Thermal shutdown hysteresis (5)	ΔT tsd			15		°C
Current Regulation						
Constant-off-time	toff	$R_{OSC} = 200 k\Omega$	19	23	26	μs
Peak current regulation level	IPEAK	$R_{ISET} = 71k\Omega$	0.95	1.0	1.05	Α
ISET voltage	VISET		0.8	0.9	1	V
ISET current ratio	AISET	IISET / IOUT	11	12.676	14	μA/A
Blanking time ⁽⁵⁾	t _{BLANK}			2		μs
		$R_{ISET} = 71k\Omega$, 71% to 100%	-5		+5	%
Current trip accuracy	ΔI_{TRIP}	$R_{ISET} = 71k\Omega, 38\% \text{ to } 67\%$	-9		+9	%
		R _{ISET} = 71kΩ, <34%	-12		+12	%

Note:

5) Guaranteed by design.



TIMING CHARACTERISTICS

$V_{IN} = 24V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
STEP high time	t1		1			μs
STEP low time	t2		1			μs
Set-up time MSx, DIR to STEP rising	t3		200			ns
Hold time STEP rising to MSx, DIR change	t4		200			ns





Figure 1: STEP Timing Diagram




TYPICAL CHARACTERISTICS


ISET Voltage vs. Temperature




Bridge A HS-FET On Resistance vs. Temperature




Bridge A LS-FET On Resistance vs. Temperature






ISET Current Ratio vs. Temperature

Bridge B HS-FET On Resistance vs. Temperature



Bridge B LS-FET On Resistance vs. Temperature




MP6500L Rev. 1.0 11/22/2019

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



TYPICAL CHARACTERISTICS (continued)










TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 24V, f_{STEP} = 1kHz, T_A = 25°C, resistor and inductor load: R = 3.3 Ω , L = 1.5mH/channel, unless otherwise noted.










Steady State

lout = 2.5A, Eighth-step











TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 V_{IN} = 24V, f_{STEP} = 1kHz, T_A = 25°C, resistor and inductor load: R = 3.3 Ω , L = 1.5mH/channel, unless otherwise noted.







 Enable
 Iout = 1.8A, full step

 CH1: VENBL
 CH2: VAOUT1
 CH3: VAOUT2
 CH4: IoutA
 CH4: I










TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 24V, f_{STEP} = 1kHz, T_A = 25°C, resistor and inductor load: R = 3.3 Ω , L = 1.5mH/channel, unless otherwise noted.





FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram



OPERATION

The MP6500L is a bipolar stepper motor driver that integrates eight N-channel power MOSFETs. These MOSFETs are arranged as two full bridges that each have a current capability of 2.5A. The device operates over a wide 4.5V to 35V voltage supply range.

The device is designed to operate bipolar stepper motors in full-, half-, quarter-, and eighth-step modes. At each step, the current of each full bridge is set by the output voltage of a DAC, which is controlled by the output of the translator.


The currents in each of the two outputs are regulated with programmable constant-off-time (COT) pulse-width modulation (PWM) control. The MP6500L does not require external sense resistors because it integrates internal current sensing.

Stepping

The motor moves step-by-step by applying a series of pulses to the STEP input. A rising edge on STEP sequences the translator and advances the motor by one increment. The translator controls the input to the DACs, and the direction of current flow in each winding. The amplitude of the increment (step size) is determined by the state of the MS1 and MS2 inputs (see Table 1).

The state of DIR determines the direction of the stepper motor's rotation.

The minimum STEP pulse width is 1μ s. The logic control inputs (MSx and DIR) require at least 200ns of set-up time and hold time to the rising edge of the STEP input (see Figure 3).





Programmable Constant-Off-Time Current Control

The motor current is regulated by a programmable constant-off-time (COT) PWM current control circuit. Initially, a diagonal pair of MOSFETs turns on

When the current reaches the current trip threshold, the internal current comparator either shuts off the HS-FET so the winding inductance current freewheels through the two low-side MOSFETs (LS-FETs) in slow decay, or it turns on another diagonal pair of MOSFETs so the current flows back to the input in fast decay mode. The current continues decreasing for the constant-off-time duration, unless a zero current level is detected. Afterward, the HS-FET is enabled to increase the winding current again. Then the cycle repeats.

The off time (t_{OFF}) is determined by an external resistor (R_{OSC}), t_{OFF} can be estimated with Equation (1):

$$t_{OFF}(ns) = 115 \times R_{OSC}(k\Omega)$$
 (1)

The full-scale (100%) regulation current can be calculated with Equation (2):

$$I_{MAX} = 71k\Omega/R_{ISET}$$
(2)

The DAC output reduces the trip current in precise steps. Calculate the trip current (I_{TRIP}) with Equation (3):

$$\mathbf{I}_{\mathsf{TRIP}} = \mathbf{\mathscr{H}}_{\mathsf{TRIP}} \times \mathbf{I}_{\mathsf{MAX}} \tag{3}$$

See Table 2 on page 16 for the values of $\%I_{TRIP}$ at each step.

Blanking Time

There is usually a current spike during the switching transition due to the body diode's reverse recovery current and the distributed winding capacitance of the motor. This current spike requires filtering to prevent it from erroneously shutting down the HS-FET.

After the PWM cycle begins, the output of the current-sense comparator is ignored for the fixed blanking time. This blanking time results in a minimum on time for the PWM cycle.

Automatic Decay Mode

The MP6500L uses an automatic decay mode to provide accurate current regulation.

Initially, slow decay is used. If the current exceeds the I_{TRIP} threshold at the end of the fixed off time, fast decay mode is initiated by reversing the state of the H-bridge outputs.

Once the current level drops below the I_{TRIP} threshold during this fast decay period, slow decay is engaged again for another fixed off time. After the completion of this second fixed off time, a new PWM cycle begins.

Figure 4 shows the automatic decay mode operation during a current reduction as a result of a step input.




Figure 4: Slow Decay During t_{OFF}, unless I_{OUT} > I_{TRIP} at the end of t_{OFF}

In the case of specifically high voltage and low inductance, or the regulation of very small currents, the minimum on time of the PWM cycle (set by the blanking time described above) can cause the current to rise quickly. In this case, both slow and fast decay are used (see Figure 5).




Figure 5: Current Regulation of Low Current/Low Inductance

Microstep Selection (MS1, MS2)

The step mode is selected by applying logic high and low voltages to MS1 and MS2 (see

Table 1). The MP6500L supports full-, half-, quarter-, and eighth-step modes to progressively refine step resolution and control.

Table 1: Stepping Format

MS2	MS1	STEP Mode
L	L	Full step
L	Н	Half-step
Н	L	Quarter-step
Н	Н	Eighth-step

Full-step mode has four states with each motor winding driven by either 70.7% of the maximum positive current or 70.7% of the maximum negative current. This provides four steps per electrical rotation. Half-step mode creates eight steps per electrical rotation. Quarter- and eighth-step modes provide 16 and 32 steps per rotation, respectively.

Table 2 and Table 3 on pages 16 and 17, and Figure 6, Figure 7, Figure 8, and Figure 9 on pages 18 and 19 show the relative current level sequence for different settings of MSx.

The MSx pins have internal pull-down resistors.

nSLEEP, ENBL Operation

Driving nSLEEP low puts the device into a lowpower sleep state. In this state, the gate drive charge pump is stopped, and all the internal circuits and H-bridge outputs are disabled. All inputs are ignored when nSLEEP is active low.

When the device wakes up from sleep mode, about 1ms must pass before a STEP command can be issued, which allows the internal circuitry to stabilize. nSLEEP has an internal pull-down resistor.

The ENBL pin controls the output drivers. When ENBL is high, the H-bridge outputs are enabled, and the rising edges on STEP are recognized. When ENBL is low, the H-bridge outputs are disabled, and the STEP input is ignored. ENBL has an internal pull-down resistor.

Fault Reporting

The MP6500L provides an nFAULT pin, which reports if a fault condition (e.g. OCP, OTP, or OVP) occurs. nFAULT is an open-drain output, and is driven low when a fault condition occurs. If the fault condition is removed, nFAULT is pulled high by an external pull-up resistor.



Over-Current Protection (OCP)

Over-current protection (OCP) circuitry limits the current through the MOSFETs by disabling the gate driver. If the over-current limit threshold is exceeded for longer than the overcurrent deglitch time, all MOSFETs in the Hbridge are disabled and nFAULT is driven low. The driver remains off until either nSLEEP is reset or VIN's power is cycled.

Over-current conditions on both high- and lowside devices (e.g. a short to ground, supply, or across the motor winding) result in an overcurrent shutdown. Note that OCP does not use the current-sense circuitry used for PWM current control.

Over-Voltage Protection (OVP)

If V_{IN} exceeds the over-voltage protection (OVP) threshold, the H-bridge output is disabled and nFAULT is driven low. This protection is removed when V_{IN} drops below 36V.

Input Under-Voltage Lockout (UVLO) Protection

If at any time V_{IN} falls below the under-voltage lockout (UVLO) threshold voltage, all circuitry in the device is disabled and the internal logic is reset. Operation resumes when V_{IN} rises above the UVLO threshold.

Thermal Shutdown

If the die temperature exceeds safe limits, all MOSFETs in the H-bridge are disabled and nFAULT is driven low. Once the die temperature drops to a safe level, operation resumes automatically.



MICROSTEPPING

Table 2: Relative Current Level Sequence (DIR = 1)

Reset position is at step angle 45°

Eighth- Step #	Quarter- Step #	Half- Step #	Full Step #	Phase A Current %I _{TRIP-LIMIT} (%)	Phase B Current %I _{TRIP-LIMIT} (%)	Step Angle (°)
1	1	1		100.00	0.00	0.0
2				98.08	19.51	11.3
3	2			92.39	38.27	22.5
4				83.15	55.56	33.8
5	3	2	1	70.71	70.71	45.0
6				55.56	83.15	56.3
7	4			38.27	92.39	67.5
8				19.51	98.08	78.8
9	5	3		0.00	100.00	90.0
10				-19.51	98.08	101.3
11	6			-38.27	92.39	112.5
12				-55.56	83.15	123.8
13	7	4	2	-70.71	70.71	135.0
14				-83.15	55.56	146.3
15	8			-92.39	38.27	157.5
16				-98.08	19.51	168.8
17	9	5		-100.00	0.00	180.0
18				-98.08	-19.51	191.3
19	10			-92.39	-38.27	202.5
20				-83.15	-55.56	213.8
21	11	6	3	-70.71	-70.71	225.0
22				-55.56	-83.15	236.3
23	12			-38.27	-92.39	247.5
24				-19.51	-98.08	258.8
25	13	7		0.00	-100.00	270.0
26				19.51	-98.08	281.3
27	14			38.27	-92.39	292.5
28				55.56	-83.15	303.8
29	15	8	4	70.71	-70.71	315.0
30			ľ	83.15	-55.56	326.3
31	16		T	92.39	-38.27	337.5
32				98.08	-19.51	348.8



MICROSTEPPING (continued)


Table 3: Relative Current Level Sequence (DIR = 0)

Reset position is at step angle 45°

Eighth- Step #	Quarter- Step #	Half- Step #	Full Step #	Phase A Current %I _{TRIP-LIMIT} (%)	Phase B Current %I _{TRIP-LIMIT} (%)	Step Angle (°)
1	1	1		100.00	0.00	0.0
2				98.08	-19.51	11.3
3	2			92.39	-38.27	22.5
4				83.15	-55.56	33.8
5	3	2	1	70.71	-70.71	45.0
6				55.56	-83.15	56.3
7	4			38.27	-92.39	67.5
8				19.51	-98.08	78.8
9	5	3		0.00	-100.00	90.0
10				-19.51	-98.08	101.3
11	6			-38.27	-92.39	112.5
12				-55.56	-83.15	123.8
13	7	4	2	-70.71	-70.71	135.0
14				-83.15	-55.56	146.3
15	8			-92.39	-38.27	157.5
16				-98.08	-19.51	168.8
17	9	5		-100.00	0.00	180.0
18				-98.08	19.51	191.3
19	10			-92.39	38.27	202.5
20				-83.15	55.56	213.8
21	11	6	3	-70.71	70.71	225.0
22				-55.56	83.15	236.3
23	12			-38.27	92.39	247.5
24				-19.51	98.08	258.8
25	13	7		0.00	100.00	270.0
26				19.51	98.08	281.3
27	14			38.27	92.39	292.5
28				55.56	83.15	303.8
29	15	8	4	70.71	70.71	315.0
30				83.15	55.56	326.3
31	16			92.39	38.27	337.5
32				98.08	19.51	348.8











MICROSTEPPING (continued)






Figure 9: Eighth-Step (32 Step Sequences, DIR = 0)




PACKAGE INFORMATION




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
DRAWING CONFIRMS TO JEDEC MO-220.
DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package Description	Quantity/Reel	Quantity/Tube	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP6500LGU-Z	QFN-24 (5mmx5mm)	5000	N/A	13in	12mm	8mm

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.