

# 5.5V-100V Vin, 4A Peak Current Limit, High Efficiency Asynchronous Stepdown DCDC Converter with a 200mA LDO Integrated

#### **FEATURES**

- Wide Input Range: 5.5V-100V
- Maximum Output Voltage: 30V
- 2A Continuous Output Current
- 4A Peak Current Limit
- Integrated 500mΩ High-Side Power MOSFET
- A 200mA LDO Integrated, 5V or 3.3V selectable
- 25uA Quiescent Current with VBIAS Connected to an auxiliary power supply higher than 6V
- 1.2V ±1% Feedback Reference Voltage
- 4ms Internal Soft-start Time
- Fixed Switching Frequency at 300KHz
- COT Control Mode with Integrated Loop Compensation
- Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Cycle-by-Cycle Current Limiting
- Over-Voltage Protection
- Over-Temperature Protection
- Available in an ESOP-8 Package

### **APPLICATIONS**

- GPS Tracker
- E-bike, Scooter
- · Moto Drives, Drones
- 48V Industry Power Bus System

### DESCRIPTION


The SCT2A27 is an asynchronous buck converter with wide input voltage ranging from 5.5V to 100V which accommodates a variety of step-down applications, making it ideal for automotive, industry, and lighting applications. The SCT2A27 integrates an  $500m\Omega$  high-side MOSFET and has 4A peak output current limit to support high peak current application in GPS tracker with 4G Module. The SCT2A27 also integrate a 200mA LDO which can provide 5V or 3.3V power rail for the system.


The SCT2A27, adopting the constant-on time (COT) mode control with integrated loop compensation greatly simplifies the converter off-chip configuration.

The SCT2A27 features Pulse Frequency Modulation (PFM) mode at light load with low quiescent current design, which enables the converter to achieve the high-power efficiency during light-load or no-load conditions.

The SCT2A27 offers cycle-by-cycle current limit, thermal shutdown protection, output over-voltage protection and input voltage under-voltage protection. The device is available in an 8-pin thermally enhanced SOP-8 package.

#### TYPICAL APPLICATION





Efficiency, Vout=12V



For more information www.silicontent.com © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Production

Revision 1.1: Update table 1 and add optional capacitor for EN\_LDO pin on page 8

### **DEVICE ORDER INFORMATION**

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT2A27STE	2A27	8-Lead Plastic ESOP

1) For Tape & Reel, Add Suffix R (e.g. SCT2A27STER).

### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT
VIN	-0.3	110	V
BST	-0.3	116	V
SW	-1	110	V
BST-SW	-0.3	6	V
VBIAS	-0.3	33	V
EN, FB, LDO , EN_LDO	-0.3	6	V
Operating junction temperature T <sub>J</sub> <sup>(2)</sup>	-40	150	°C
Storage temperature TSTG	-65	150	°C

### PIN CONFIGURATION




Figure 1. 8-Lead Plastic E-SOP

# **PIN FUNCTIONS**

NAME	NO.	PIN FUNCTION
FB	1	Inverting input of the comparator. The tap of external feedback resistor divider from the output to GND sets the output voltage. The device regulates FB voltage to the internal reference value of 1.2V typical.
EN	2	Enable pin to the regulator with internal pull-up current source. Pull below 1.23V to disable the converter. Floating to enable the converter.
VIN	3	Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
BST	4	Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF capacitor from BOOT pin to SW pin. Bootstrap capacitor is charged when low-side power MOSFET is on or SW voltage is low.
SW	5	Regulator switching output. Connect SW to an external power inductor
VBIAS	6	Connect VBIAS to VOUT, achieve low power application
LDO	7	Output of LDO, at least a 1uF ceramic cap is connected



<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

<sup>(2)</sup> The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

EN_LDO	8	Enable pin to the LDO.  a) 0V <en_ldo< 0.8v,="" 1.2v<en_ldo<="" 1.8v,="" 2.2v<en_ldo,="" 3.3v="" 5v<="" b)="" c)="" disabled="" floating,="" is="" ldo="" or="" output="" set="" th="" the="" to="" voltage=""></en_ldo<>
GND	9	Ground, must be connected to ground plane on PCB for proper operation and optimized thermal performance.

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	5.5	100	V
Vout	Output voltage range	1.2	30	V
TJ	Operating junction temperature	-40	150	°C

### **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-1	+1	kV
V <sub>ESD</sub>	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins <sup>(2)</sup>	-0.5	+0.5	kV

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### THERMAL INFORMATION

PARAMETER	THERMAL METRIC	ESOP-8L	UNIT
R <sub>0JA</sub>	Junction to ambient thermal resistance <sup>(1)</sup>	42	°C/W
R <sub>0</sub> JC	Junction to case thermal resistance <sup>(1)</sup>	45.8	C/VV

(1) SCT provides  $R_{\theta JA}$  and  $R_{\theta JC}$  numbers only as reference to estimate junction temperatures of the devices.  $R_{\theta JA}$  and  $R_{\theta JC}$  are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT2A27 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT2A27. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual  $R_{\theta JC}$ .



For more information <a href="www.silicontent.com">www.silicontent.com</a> © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

Product Folder Links: SCT2A27

.

# **ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub>=48V, T<sub>J</sub>=-40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNI
Power Sup	ply		•			•
Vin	Operating input voltage		5.5		100	V
\	V <sub>IN</sub> UVLO Threshold	V <sub>IN</sub> rising	4.7	5	5.3	V
Vuvlo	Hysteresis			440		mV
Ishdn	Shutdown current from VIN pin	EN=0, EN_LDO=0, no load		4.2	10	μΑ
IQ	Quiescent current from VIN	EN floating, EN_LDO=0, VBIAS=12V, no load, non- switching, BOOT-SW=5V EN floating, EN LDO=0, no load, non-		25		uA
	pin	switching, BOOT-SW=5V		122	200	μΑ
Power MOS	SFETs					
R <sub>DSON_H</sub>	High-side MOSFET on- resistance	V <sub>BOOT</sub> -V <sub>SW</sub> =5V		500	950	mΩ
Reference	and LDO Output					
$V_{REF}$	Reference voltage of FB		1.188	1.2	1.212	V
	L DO Outrot coltano	1.2V< EN_LDO <1.8V	3.168	3.3	3.432	V
V <sub>LDO</sub>	LDO Output voltage	2.2V< EN_LDO or EN_LDO floating	4.8	5	5.2	V
I <sub>LDO</sub>	LDO current limit	V <sub>LDO</sub> =0V		370		mA
V <sub>LDO_LR</sub>	Load regulation	From 0.1mA to 200mA		1		%
Enable and	l Soft-startup					
V <sub>EN_H</sub>	Enable high threshold			1.25		V
V <sub>EN_Hys</sub>	Enable threshold hysteresis			10		mV
I <sub>EN_L</sub>	Enable pin pull-up current	EN=0V		0.3		uA
I <sub>EN_H</sub>	Enable pin pull-up current	EN=1.5V		2.1		μΑ
I <sub>EN_Hys</sub>	Enable pin pull-up current hysteresis			1.8		uA
Tss	Internal soft start time			4		ms
Switching	Frequency Timing					
Fsw	Switching frequency		260	300	340	kHz
Toff_min	Minimum off-time			200	260	ns
Current Lir	mit and Over Current Protection	n	•			
ILIM	HS MOSFET current limit	T <sub>J</sub> =25°C	3.5	4	4.5	Α
IL(IV)	TIO WOO! LT CUITEIR IIIIIR	T <sub>J</sub> =-40°C~125°C	3.3	4	4.7	Α
Protection						
Vovp	Feedback overvoltage with respect to	V <sub>FB</sub> /V <sub>REF</sub> rising		120		%
<b>V</b> OVP	reference voltage	V <sub>FB</sub> /V <sub>REF</sub> falling		115		%
T <sub>SD</sub>	Thermal shutdown threshold*	T <sub>J</sub> rising		160		°C
I SD		Hysteresis		23		°C

<sup>\*</sup>Derived from bench characterization



4 For more information <u>www.silicontent.com</u> © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

# TYPICAL CHARACTERISTICS




Figure 2. Efficiency vs Load Current, Vout=12V




Figure 3. Efficiency vs Load Current, Vout=5V




Figure 4. Load Regulation, Vout=12V




Figure 5. LDO Load Regulation, LDO output 3.3V




Figure 6. Line Regulation, Vout=12V




Figure 7. Switching Frequency vs Vin, Vout=12V

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 8. Functional Block Diagram



### **OPERATION**

#### Overview

The SCT2A27 is a 5.5V-100V input, 4A peak output current limit, Step-down DCDC converter with built-in  $500m\Omega$  high-side power MOSFET. It implements constant on time control to regulate output voltage, providing excellent line and load transient response, and internal error amplifier integrated improve the line and load regulation. A 200mA LDO is integrated to provide 5V or 3.3V power rail for the system. Set EN\_LDO between 1.2V to 1.8V will set the output voltage of LDO as 3.3V, and set EN\_LDO voltage larger than 2.2V or floating will set the output voltage of LDO as 5V.

The SCT2A27 features an internal 4ms soft-start time to avoid large inrush current and output voltage overshoot during startup. The switching frequency is fixed at 300KHz. The device also supports monolithic startup with pre-biased output condition.

The SCT2A27 has a default input start-up voltage of 5V with 440mV hysteresis. The EN pin has a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors to meet accurate higher UVLO system requirements. Floating EN pin enables the device with the internal pull-up current to the pin.

The SCT2A27 full protection features include the VIN input under-voltage lockout, the output over-voltage protection, over current protection with cycle-by-cycle current limit, output hard short protection and thermal shutdown protection.

#### **Constant On-Time Mode Control**

The SCT2A27 employs constant on-time (COT) Mode control providing fast transient with pseudo fixed switching frequency. At the beginning of each switching cycle, since the feedback voltage (VFB) is lower than the internal reference voltage (VREF), the high-side MOSFET (Q1) is turned on during one on-time and the inductor current rises to charge up the output voltage. The on-time is determined by the input voltage and output voltage. After the on-time, the high-side MOSFET (Q1) turns off. The inductor current drops and the output capacitors are discharged. When the output voltage decreases and the VFB decreased below the VREF or SS, the Q1 turns on again after another dead time duration. This repeats on cycle-by-cycle.

The SCT2A27 works with an internal compensation, so customer could use the device easily. Feedforward cap Cf is necessary to provide flexibility for optimizing the loop stability and transient response.

#### **Enable and Under Voltage Lockout Threshold**

The SCT2A27 is enabled when the VIN pin voltage rises above 5V and the EN pin voltage exceeds the enable threshold of 1.25V. The device is disabled when the VIN pin voltage falls below 4.56V or when the EN pin voltage is below 1.24V. Internal pull up current source to EN pin allows the device enable when EN pin floats.

For a higher system UVLO threshold, connect an external resistor divider (R3 and R4) shown in Figure 9 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$VIN_{rise} = V_{EN\_H} * \frac{R3 + R4}{R4} \tag{1}$$

$$VIN\_hys = I2 * R3 \tag{2}$$

Where

VIN\_rise: Vin rise threshold to enable the device

VIN hys: Vin hysteresis threshold

I<sub>2</sub>=2.1uA

V<sub>EN</sub> <sub>H</sub>=1.25V




Figure 9. System UVLO by enable divide



#### **LDO**

The SCT2A27 integrated a 200mA LDO with enable control and could provide a 5V or 3.3V power rail for the system. The supply voltage of LDO is VBIAS, there was VBIAS UVLO control inside. The rising threshold of VBIAS UVLO is 3V, the falling threshold is 2.7V. Only meet VIN UVLO, VBIAS UVLO and EN\_LDO >1.2V, LDO can be enabled. Find more configuration information about EN LDO from the following table.

**Table1: LDO Enable Control** 

EN_LDO	Status
0V< EN_LDO <0.8V	LDO disabled
1.2V< EN_LDO <1.8V	LDO output 3.3V
EN_LDO >2.2V	LDO output 5V
EN_LDO floating	LDO output 5V

In most applications, we could connect VBIAS to the output voltage of BUCK. If VBIAS is higher than 6V, it will shrink the quiescent current of BUCK and improve the efficiency. And the LDO also could work singly, even if BUCK was disabled, but need set VIN voltage higher than VIN UVLO and VBIAS could connect another power supply of system, because BUCK was disabled. EN\_LDO could also be controlled by digital signal, but please note that if LDO output voltage is 3.3V, need using resistor divider for the enable control of LDO.




Figure 10. 3.3V Digital signal set 3.3V LDO output,




Figure 12. Digital signal set 5V LDO output




Figure 14. Resistor divider set 3.3V LDO output




Figure 11. 5V Digital signal set 3.3V LDO output




Figure 13. Float EN\_LDO set 5V LDO output




Figure 15. Resistor divider set 5V LDO output



## **Output Voltage**

The SCT2A27 regulates the internal reference voltage at 1.2V with  $\pm 1\%$  tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$R_{FB\_TOP} = \left(\frac{V_{OUT}}{V_{RFF}} - 1\right) * R_{FB\_BOT} \tag{3}$$

where

- R<sub>FB\_TOP</sub> is the resistor connecting the output to the FB pin.
- R<sub>FB\_BOT</sub> is the resistor connecting the FB pin to the ground.

#### **Internal Soft-Start**

The SCT2A27 integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 1.2V reference voltage in 4ms. If the EN pin is pulled below 1.23V, switching stops and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

### **Bootstrap Voltage Regulator**

An external bootstrap capacitor between BOOT pin and SW pin powers the floating gate driver to high-side power MOSFET. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

The UVLO of high-side MOSFET gate driver has rising threshold of 2.95V and hysteresis of 250mV. When the device operates with high duty cycle or extremely light load, bootstrap capacitor may be not recharged in considerable long time. The voltage at bootstrap capacitor is insufficient to drive high-side MOSFET fully on. When the voltage across bootstrap capacitor drops below 2.7V, BOOT UVLO occurs. The converter forces turning on an integrated low-side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee the converter's operation over a wide duty range.

### **Over Current Limit**

The inductor current is monitored during high-side FET turn on. The SCT2A27 implements over current protection with cycle-by-cycle limiting high-side MOSFET peak current during unexpected overload or output hard short.

SCT2A27 also provide a HS current limit off timer for making the IC safer when trigger over current condition. Once trigger HS over current, the present on-time period is immediately terminated to avoid the inductor current run away. The length of off time is controlled by FB voltage and VIN voltage and could be calculated by the following equation.

$$T_{off} = 1.5 * \left(\frac{V_{IN}}{20 * V_{FB} + 4.35}\right) us \tag{4}$$

# **Over voltage Protection**

The SCT2A27 implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 120% of internal 1.2V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below 115% of the 1.2V reference voltage, the high-side MOSFET can turn on again.

#### **Thermal Shutdown**

The SCT2A27 protects the device from the damage during excessive heat and power dissipation conditions. Once the junction temperature exceeds 160°C, the internal thermal sensor stops power MOSFETs switching. When the junction temperature falls below 137°C, the device restarts with internal soft start phase.



# APPLICATION INFORMATION

# **Typical application**




Figure 16. SCT2A27 Design Example, BUCK 12V Output, LDO 3.3V Output

**Design Parameters** 

Design Parameters	Example Value
Input Voltage	48V Normal, 24V~100V
Output Voltage	12V
Maximum Output Current	2A
Switching Frequency	300 KHz
Output voltage ripple (peak to peak)	15mV
Transient Response 0.2A to 1.8A load step	ΔVout = 100mV
Transient Response 0.75mA to 1.25A load step	ΔVout = 50mV



10 For more information <a href="www.silicontent.com">www.silicontent.com</a> © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

### **Output Voltage**

The output voltage is set by an external resistor divider R1 and R2 in typical application schematic. Recommended R1 resistance is  $30K\Omega$ . Use equation 5 to calculate R2.

$$R_2 = \left(\frac{V_{OUT}}{V_{PFF}} - 1\right) * R_1 \tag{5}$$

Table 2. R<sub>1</sub>, R<sub>2</sub>Value for Common Output Voltage (Room Temperature)

V <sub>OUT</sub>	R <sub>2</sub>	R <sub>1</sub>
5 V	95 ΚΩ	30 KΩ
12 V	271 ΚΩ	30 KΩ
24V	191 ΚΩ	10 ΚΩ

where:

V<sub>REF</sub> is the feedback reference voltage of 1.2V

### **Under Voltage Lock-Out**

An external voltage divider network of  $R_3$  from the input to EN pin and  $R_4$  from EN pin to the ground can set the input voltage's Under Voltage Lock-Out (UVLO) threshold. The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 15V (start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 14V (stop or disable). Use Equation 6 and Equation 7 to calculate the values 464 k $\Omega$  and 42.2 k $\Omega$  of  $R_3$  and  $R_4$  resistors.

$$VIN_{rise} = V_{EN\_H} * \frac{R3 + R4}{R4} \tag{6}$$

$$VIN\_hys = I2 * R3 \tag{7}$$

Where

VIN\_rise: Vin rise threshold to enable the device

VIN\_hys: Vin hysteresis threshold

12=2uA

V<sub>EN\_H</sub>=1.24V

## **Inductor Selection**

There are several factors should be considered in selecting inductor such as inductance, saturation current, the RMS current and DC resistance(DCR). Larger inductance results in less inductor current ripple and therefore leads to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20%~40% of the maximum output current.

The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 8.

$$I_{LPP} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * L * f_{SW}}$$
(8)

Where

- ILPP is the inductor peak-to-peak current
- L is the inductance of inductor
- fsw is the switching frequency
- Vout is the output voltage
- V<sub>IN</sub> is the input voltage



For more information www.silicontent.com © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

# SCT2A27

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 9 to calculate the inductance value.

$$L_{MIN} = \frac{V_{OUT}}{f_{SW} * LIR * I_{OUT(max)}} * (1 - \frac{V_{OUT}}{V_{IN(max)}})$$
(9)

#### Where

- L<sub>MIN</sub> is the minimum inductance required
- f<sub>sw</sub> is the switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN(max)</sub> is the maximum input voltage
- I<sub>OUT(max)</sub> is the maximum DC load current
- LIR is coefficient of ILPP to IOUT

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, ILPEAK and ILRMS can be calculated as in equation 10 and equation 11.

$$I_{LPEAK} = I_{OUT} + \frac{I_{LPP}}{2} \tag{10}$$

$$I_{LRMS} = \sqrt{(I_{OUT})^2 + \frac{1}{12} * (I_{LPP})^2}$$
 (11)

#### Where

- I<sub>LPEAK</sub> is the inductor peak current
- lout is the DC load current
- I<sub>LPP</sub> is the inductor peak-to-peak current
- I<sub>LRMS</sub> is the inductor RMS current

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 4A. The most conservative approach is to choose an inductor with a saturation current rating greater than 4A. Because of the maximum ILPEAK limited by device, the maximum output current that the SCT2A27 can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a lower maximum output current.

#### **Diode Selection**

The SCT2A27 requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than VIN(max). The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 100-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the SCT2A27.

For the example design, the SS510 Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the SS510 is 0.7 volts at 5 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the

charging and discharging of the junction capacitance and reverse recovery charge. Equation 12 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The SS510 diode has a junction capacitance of 300 pF. Using Equation 12, the total loss in the diode at the maximum input voltage is 1.24 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_{D} = \frac{(V_{IN\_MAX} - V_{OUT}) \times I_{OUT} \times V_{d}}{V_{IN\_MAX}} + \frac{C_{j} \times f_{SW} \times (V_{IN} + V_{d})^{2}}{2}$$
(12)

### **Input Capacitor Selection**

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g. 0.1uF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 13.

$$I_{CINRMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (13)

The worst case condition occurs at V<sub>IN</sub>=2\*V<sub>OUT</sub>, where:

$$I_{CINRMS} = 0.5 * I_{OUT} \tag{14}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increasing.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 15 and the maximum input voltage ripple occurs at 50% duty cycle.

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} * C_{IN}} * \frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})$$
(15)

For this example, two 2.2µF, X7R ceramic capacitors rated for 100 V in parallel are used. And a 0.1 µF for high-frequency filtering capacitor is placed as close as possible to the device pins.

### **Bootstrap Capacitor Selection**

A 0.1µF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

### **Output Capacitor Selection**

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.



For more information www.silicontent.com © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved

# SCT2A27

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 16 desired.

$$\Delta V_{OUT} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{8 * f_{SW}^2 * L * C_{OUT} * V_{IN}}$$
(16)

Where

- ΔV<sub>OUT</sub> is the output voltage ripple
- f<sub>SW</sub> is the switching frequency
- L is the inductance of inductor
- Cout is the output capacitance
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub>is the input voltage

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, two 22µF ceramic output capacitors work for most applications.

Table 3 lists typical values of external components for some standard output voltages.

Vout L1 COUT R2 C7 R1 5V 2\*22uF 95K 30K 33uH 68pF 12V 68uH 2\*22uF 271K 30K 150pF 24V 100uH 2\*22uF 191k 10K 150pF

Table 3: Component List with Typical Output Voltage BOM list



# **Application Waveforms**

Vin=48V, Vout=12V, unless otherwise noted




Figure 17. Power up (Iload=2A)

Figure 18. Power down (Iload=2A)




Figure 19. EN toggle (Iload=2A)

Figure 20. EN toggle (Iload=10mA)





Figure 21. DC-DC Over Current Protection

Figure 22. DC-DC Over Current Release



# **Application Waveforms(Continued)**

Vin=48V, Vout=12V, unless otherwise noted







Figure 23. DC-DC Load Transient (0.2A-1.8A, 1.6A/us)

Figure 24. DC-DC Load Transient (0.75A-1.25A, 1.6A/us)







Figure 25. DC-DC Output Ripple (Iload=0A)

Figure 26. DC-DC Output Ripple (Iload=0.1A)






Figure 27. DC-DC Output Ripple (Iload=2A)

Figure 28. Thermal, 48VIN, 12Vout, 2A



# **Application Waveforms(Continued)**

VBIAS=12V, VLD0=5V, unless otherwise noted




Figure 29. LDO Power up (Ildo=200mA)




Figure 30. LDO Power down (Ildo=200mA)




Figure 31. EN/ EN\_LDO toggle (lout=1A, Ildo=0A)




Figure 32. EN/ EN\_LDO toggle (lout=1A, Ildo=0.1A)




Figure 33. Load Transient (0.02A-0.18A, 1.6A/us)




Figure 34. Load Transient (0.05A-0.15A, 1.6A/us)



### **Layout Guideline**

Proper PCB layout is a critical for SCT2A27's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

- 1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing over heat area.
- 2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
- 3. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impendence of grounding.
- 4. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. It is recommended 8mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.
- 5. Output inductor should be placed close to the SW pin. The area of the PCB conductor minimized to prevent excessive capacitive coupling.
- 6. Route BST capacitor trace on the bottom layer to provide wide path for topside ground.







Figure 35. PCB Layout Example



# **PACKAGE INFORMATION**







ESOP8/PP(95x130) Package Outline Dimensions

Symbol	Dimensions	s in Millimeters	Dimensions in Inches	
Syllibol	Min.	Max.	Min.	Max.
Α	1.300	1.700	0.051	0.067
A1	0.000	0.100	0.000	0.004
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
D1	3.050	3.250	0.120	0.128
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
E2	2.160	2.360	0.085	0.093
е	1.270(BSC)		0.050(	BSC)
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


### NOTE:


- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.




# TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
SCT2A27STER	ESOP-8L	8	4000







NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.