

General Description

The TCS5109 is boost topology switching regulator for wide operating voltage applications. It provides built-in gate driver pin for driving external N-MOSFET. The non-inverting input of error amplifier connects to a 1.2V precision reference voltage. It has programmable switching frequency set by external resistor, and programmable inductor peak current limit connects a resistor from CS to GND. Current mode control and external compensation network make is easy and flexible to stabilize the system.

The TCS5109 is available in the small footprint SOP-8L(EP) package to fit in space-saving PCB layout for application fields.

Features

Start-up Voltage: 2.8V

Wide Supply Voltage Operating Range: 5V to 24V

Precision Feedback Reference Voltage: 1.2V (±2%)

Shutdown Current: <3µA

Programmable Switching Frequency: 100KHz~1000KHz

Input Under Voltage Protection(UVP)

Switching MOSFET Over Current Protection (OCP)

Over Temperature Protection (OTP)

Package: SOP-8L(EP)

Applications

Chargers


LCD Displays

Handheld Devices

Portable Products


Power Bank

Typical Application Circuit







Function Block Diagram



Pin Descriptions

SOP-8L (EP)





Name	No.	1/0	Description	
VDS	1	Р	Power Supply for Internal Control Circuits and Gate Drivers	
EN	2	I	Enable Control	
COMP	3	0	Compensation	
FB	4	I	Error Amplifier Inverting Input	
RT	5	I	Frequency Programming	
CS	6	I	MOSFET Switch Current Sense	
HVDD	7	Р	IC Power Supply	
EXT	8	0	Gate Driver Output	
GND	9(EP)	Р	IC Ground (Exposed PAD) – Must Connect to Ground	




Ordering Information

Part Number	Operating Temperature	Package	MOQ	Description
TCS5109-EH	-25°C ~ 85°C	SOP-8L (EP)	2500EA	Tape & Reel

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	HVDD		-0.3		25	V
VDS,EXT Voltage			-0.3		16	V
Others Pin Voltage			-0.3		6	V
Thermal Resistance (Junction to Ambient)	θ_{JA}	SOP-8L (EP)			+60	°C/W
Thermal Resistance (Junction to Case)	θ _{JC}	SOP-8L (EP)			+10	°C/W
Junction Temperature	TJ				+150	°C
Operating Temperature	T _{OP}		-25		+85	°C
Storage Temperature	T _{ST}		-65		+150	°C
Lead Temperature		(soldering, 10 sec)			+260	°C

IR Re-flow Soldering Curve





Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	HVDD		5		24	V
Operating Temperature Range	T _A	Ambient Temperature	-25		+85	°C


DC Electrical Characteristics (HVDD=12V, T_A=25°C, unless otherwise specified)


DC Electrical Cha	aracter	'ISTICS (HVDD=12V, T _a =	:25°C, unless	otherwis	se specifie	<u>d)</u>
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System Supply Input						
Start-up Voltage	HV _{DD}		2.8			V
Input Supply Range	HV_{DD}		5		24	V
Under Voltage Lockout	V _{UVLO}			2.6		V
UVLO Hysteresis				0.2		V
Average Current	Icc	FB=1.0V, Switching		2		mA
Quiescent Current	Icc	FB=1.3V, No Switching		800		μA
Shutdown Current	Icc	V _{EN} =GND			3	μΑ
Input Supply Voltage	V_{DS}	HV _{DD} =12V, I _{DS} =0A	7.5	8	8.5	٧
Oscillator						
Operation Fraguency		RT=NC	120	150	180	KHz
Operation Frequency	fosc	RT=51KΩ	320	370	420	KHz
Maximum Duty Ratio	%	FB=1.0V		90		%
Reference Voltage						
Feedback Voltage	V_{FB}	HV _{DD} =12V	1.176	1.2	1.224	V
Enable Control	•		1	•		
Enable Voltage	V _{EN}		1.42	1.50	1.58	V
Shutdown Voltage	V _{EN}			1.3		V
UVEN Hysteresis				0.2		V
External Transistor Conne	ction curr	ent				•
EXT Pull-UP Resistance	R _{EXTH}	V _{DS} =8V	0.6	0.9	1.2	Ω
EXT Pull-Down Resistance	R _{EXTL}	V _{DS} =8V	0.6	0.9	1.2	Ω
Current Sense Voltage						
Sense Voltage	V _{CS}		85	100	115	mV
Thermal Shutdown	•		•	•		
Thermal Shutdown Threshold	T _{TS}			+150		°C
Thermal Shutdown Threshold Hysteresis	T _{TSH}			30		°C





Typical Operating Characteristics


(T_A=25°C, unless otherwise specified)
















Function Description

Operation

The TCS5109 is current mode boost controller. It operates with pulse width modulation (PWM). The internal resistive divider provides 1.2V reference for the error amplifier. It changes to PSM mode when the output is light load. In PSM mode, it can reduce switching lose to raise efficiency, but the output ripple is bigger.

Soft Start Function

After the IC is enabled, the output of error amplifier is clamped by the internal soft-start function, which causes PWM pulse width increasing slowly and thus reducing input surge current during power on.

Oscillator

The oscillator frequency can be set from 100KHz to 1000KHz by external resistance. Acceptable resistance values range from $220K\Omega$ to $17K\Omega$. The frequency is 150KHz when the resistance is unconnected. The relationship between the timing resistance RT and frequency is shown in Figure 1. The oscillator frequency can be calculated using formula below.

$$RT(K\Omega) = \frac{17000}{f_{OSC}(KHz) - 25}$$




Figure 1. Frequency vs. RT Resistance



Enable Mode / Shutdown Mode


Input voltage connects to EN pin through a resistive divider to set UVLO threshold. TCS5109 is enabled when EN voltage greater than 1.5V. The EN voltage is lower than 1.3V to shutdown it. In shutdown mode, to turn off circuitry includes EXT signal, VDS voltage, and supply current of HVDD reduces less than 3 μ A. The EN hysteresis voltage is 0.2V. HVDD voltage may be lower than 5V, it can't use a resistive divider to set UVLO threshold. For instance, input voltage is from 3V to 4.2V, HVDD pin connects to output 12V, when UVLO is triggered to shut down TCS5109, HVDD and output are approximately input voltage. If the applications don't need to set UVLO, the EN connects to input voltage through resistance 200K Ω , and EN internal clamping circuit limit V_{EN} is under 5.5V.

Current Sense Control

External switching MOSFET is turned on inductor current flows across the current sense resistor to generate V_{CS}. V_{CS} provides part of current mode control loop. Internal leading-edge blanking is provided to prevent premature turn off the switching MOSFET in each switching cycle.

Current Limit Setting Resistor (Rcs)

R_{CS} is connected between CS pin and ground, its calculation formula is as below. Where 0.085V is minimum threshold voltage of current sense, ILp is peak inductor current, and the factor 1.3 provides a 30% margin for tolerances.



According to following equations calculate the peak inductor current ILp. Where ILavg is the average inductor current, ILpp is the peak-to-peak inductor current, Vout is the output voltage, lout(max) is the output maximum current, Eff is the efficiency, Fs is the switching frequency, and the L is inductance.

$$ILp = ILavg + \frac{ILpp}{2}$$

$$ILavg = \frac{Vout \times lout(max)}{Vin \times Fff}$$



$$ILpp = \left\langle \frac{Vin}{Vout} \right\rangle^2 \times \left\langle \frac{Vout - Vin}{Fs \times Iout(max)} \right\rangle \times \left\langle \frac{Eff}{L} \right\rangle \times ILavg$$

Thermal Shutdown Protection

The IC will shut down automatically when the internal junction temperature exceeds +150°C. The device can restart until the junction temperature drops below +120°C approximately.

Application Information

Inductor Selection

The Inductance value is decided based on different condition. 3.3µH to 47uH inductance value is recommended for general application circuit. There are three important inductor specifications, DC resistance, saturation current and core loss. Low DC resistance has better power efficiency. The inductance is calculated using formula. Where Vout is output voltage, Fs is switching frequency, lout is output maximum current, Eff is boost efficiency and r is the ratio of the inductor peak-to-peak ripple current to the average DC inductor current at full load current. r is recommended between 0.3 and 0.5.

$$L = \left\langle \frac{Vin}{Vout} \right\rangle^2 \times \left\langle \frac{Vout - Vin}{Fs \times Iout(max)} \right\rangle \times \left\langle \frac{Eff}{r} \right\rangle$$

Capacitor Selection

Output capacitor is required to maintain the DC voltage during switching. Low ESR capacitors are preferred to reduce the output voltage ripple. Ceramic capacitor of X5R and X7R are recommended, which have low equivalent series resistance (ESR) and wider operation temperature range.

Diode Selection

Schottky diodes with fast recovery times and low forward voltages are recommended. Ensure the diode average and peak current rating exceed the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the output voltage.

Output Voltage Programming


The output voltage is set by a resistive voltage divider from the output voltage to FB. The output voltage is:

$$V_{OUT} = 1.2V \times \left\langle 1 + \frac{R11}{R12} \right\rangle$$



Layout Considerations


- The power traces, consisting of the GND trace, the MOS drain trace and the V_{IN} trace should be kept short, direct and wide.
- 2. Layout switching node MOS drain, inductor and schottky diode connection traces wide and short to reduce EMI.
- 3. Place C6 nearby HVDD pin as closely as possible to maintain input voltage steady and filter
- 4. Resistive divider R11 and R12 must be connected to FB and GND pin directly and as closely as possible.
- 5. FB is a sensitive node. Please keep it away from switching node, MOS drain.
- 6. The GND of the C1, C2, C7 and C8 should be connected close and together directly to a ground plane.
- 7. R_{CS} must be connected to CS and GND pin directly and as closely as possible.
- 8. The output capacitor C7 and C8 should be connected close and together directly to the ground of R_{CS}.




Suggested Layout



Application Information






Note:

- 1. The X5R and X7R of ceramic capacitors are recommended to choose.
- 2. R9 and C9 are added for reducing EMI (Electromagnetic Interference).



Package Outline

SOP-8L (EP)



UNIT: mm

Symbols	Min. (mm)	Max. (mm)
А	1.30	1.70
A1	0	0.15
A2	1.25	1.55
D	4.70	5.10
E	3.80	4.00
Н	5.80	6.20
L	0.40	1.27

Exposed PAD Dimensions:

Symbols	Min. (mm)	Max. (mm)
D1	2.60	3.45
E1	1.90	2.56

Note:

- 1. Package dimensions are in compliance with JEDEC outline: MS-012 AA.
- 2. Dimension "D" does not include molding flash, protrusions or gate burrs.
- 3. Dimension "E" does not include inter-lead flash or protrusions.