

RFD4N06L RFD4N06LSM

N-Channel Logic Level Power Field Effect Transistors

August 1991


Features

- 4A, 60V
- $R_{DS(on)} = 0.60\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly From Q-MOS, N-MOS, or TTL Circuits
- SOA is Power-Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- · High Input Impedance


Description

The RFD4N06L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solonoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.

The RFD4N06L is supplied in the JEDEC TO-251 plastic package and the RFD4N06LSM is supplied in the JEDEC TO-252 plastic package.



N-CHANNEL ENHANCEMENT MODE D O



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

Drain-Source Voltage, VDSS	
Drain-Gate Voltage, VDSS	
Gate-Source Voltage, VGS	
Drain Current:	
RMS Continuous, In	
Pulsed, Inm	
Power Dissipation, Pp:	
T _C = +25°C	30W
Derate Above T _C = +25°C	
Operating and Storage Junction Temperature Range, T.J., TSTG	

Specifications RFD4N06L, RFD4N06LSM

Electrical Characteristics ($T_C = +25^{\circ}C$), Unless Otherwise Specified

				LIMITS		
CHARACTERISTICS	SYMBOLS	TEST CO	NDITIONS	MIN	MAX.	UNITS
Drain-Source Breakdown Voltage	BVDSS	I _D = 1mA, V _{GS} = 0V		60		V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D = 250μA		1	2.5	V
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 50V		-	1	μА
		V _{DS} = 50V @ T _C	= 125°C	-	50	μА
Gate-Source Leakage Current	IGSS	$V_{GS} = \pm 10V, V_{DS} = 0V$		-	100	nA
Drain-Source on Voltage	V _{DS(on)}	$I_D = 1A, V_{GS} = 5$	v	-	0.8	v
		I _D = 2A, V _{GS} = 5	v	-	2.0	V
		I _D = 4A, V _{GS} = 7	.5V	1 -	4.0	v
On Resistance	R _{DS(on)}	I _D = 1A, V _{GS} = 5V		1 -	0.6	Ω
Total Gate Charge	Q _{g(total)}	V _{GS} = 0 to 10V	V _{DD} = 48V	—	8	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0 to 5V	I _D = 2A	_	5	nC
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0 to 1V	$R_L = 24\Omega$	_	1	nC
Plateau Voltage	V _(plateau)	I _D = 4A, V _{DS} = 15V		-	4.5	V
Turn-On Delay Time	t _{D(on)}	$V_{DD} = 30V, I_{D} = 1A$ $R_{G} = 6.25V, V_{GS} = 5V$		-	20	ns
Rise Time	t _R			_	130	ns
Turn-Off Delay Time	tD(off)]		-	40	ns
Fall Time	tF	1		_	160	ns
Thermal Resistance, Junction to Case	R ₀ JC			T -	5	°C/W

Source-Drain Diode Ratings and Characteristics

			LIN	LIMITS	
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	MIN	MAX.	UNITS
Forward Voltage	V _{SD}	I _{SD} = 1A	-	1.4	V
Reverse Recovery Time	t _{rr}	l _f = 2A, di _f /dt = 100A/μs	-	150(typ.)	ns