


CD54/74HC181 CD54/74HCT181

High-Speed CMOS Logic

4-Bit Arithmetic Logic Unit



**FUNCTIONAL DIAGRAM
ACTIVE-HIGH DATA**

Type Features:

- Full look-ahead carry for speed operations on long words
- Generates 16 logic functions of two Boolean variables
- Generates 16 arithmetic functions of two 4-bit binary words
- A = B comparator output available (open drain)
- Ripple-carry input and output available
- Available in both narrow- and wide-body plastic packages

The RCA CD54/74HC181 and CD54/74HCT181 are low-power four-bit parallel arithmetic logic units (ALU) capable of providing 16 binary arithmetic operations on two four-bit words and 16 logical functions of two Boolean variables. The mode control input M selects logical (M=High) or arithmetic (M=Low) operation. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NAND, NOR, and exclusive-OR and -NOR in the logic mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. The HC/HCT181 operation may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs, by using the appropriate truth table.


The HC/HCT181 contains logic for full look-ahead carry operation for fast-carry generation using the carry-generate and carry-propagate outputs G and P for the four bits of the HC/HCT181. Use of the HC/HCT182 look-ahead carry generator in conjunction with multiple HC/HCT181s permits high-speed arithmetic operations on long words. A ripple-carry output C_{n+4} is available for use in systems where speed is not of primary importance.

Also included in these devices is a comparator output A = B, which assumes a high level whenever the two four-bit input words A and B are equal and the device is in the subtract mode. A=B is an open-drain output that can be wire-AND connected to give a comparison for more than 4 bits. In addition, relative magnitude information may be derived from the carry-in input C_n and ripple carry-out output C_{n+4} by placing the unit in the subtract mode and externally decoding using the information in the Magnitude Comparison table.

The CD54HC181 and CD54HCT181 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC181 and CD74HCT181 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
N_{IL}=30%, N_{IH}=30% of V_{CC}; @ V_{CC}=5 V
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
V_{IL}=0.8 V max., V_{IH}=2 V min.
CMOS input compatibility
I_I ≤ 1 μA @ V_{OL}, V_{OH}



**FUNCTIONAL DIAGRAM
ACTIVE-LOW DATA**

CD54/74HC181 CD54/74HCT181




Fig. 1 - Logic diagram.

FUNCTION TABLES

Inputs/Outputs Active High						
Function Select	Logic Function	Arithmetic Function				
		M = L				
S3	S2	S1	S0	M = H	C _n =H (no carry)	C _n =L (with carry)
L	L	L	L	\bar{A}	A	A plus 1
L	L	L	H	$\bar{A} + \bar{B}$	A + B	(A + B) plus 1
L	L	H	L	$\bar{A}B$	A + \bar{B}	(A + \bar{B}) plus 1
L	L	H	H	Logic 0	minus 1 (2's compl.)	Zero
L	H	L	L	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$ plus 1
L	H	L	H	\bar{B}	(A + B) plus $\bar{A}\bar{B}$	(A+B)plus $\bar{A}\bar{B}$ plus1
L	H	H	L	$A \oplus B$	A minus B minus 1	A minus B
L	H	H	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$
H	L	L	L	$\bar{A} + B$	A plus AB	A plus AB plus 1
H	L	L	H	$A \oplus B$	A plus B	A plus B plus 1
H	L	H	L	\bar{B}	(A + \bar{B}) plus AB	(A+ \bar{B})plusABplus1
H	L	H	H	AB	AB minus 1	AB
H	H	L	L	Logic 1	A plus A*	A plus A plus 1
H	H	L	H	A + \bar{B}	(A + B) plus A	(A+B) plus A plus 1
H	H	H	L	A + B	(A + B) plus A	(A+B) plus A plus 1
H	H	H	H	A	A minus 1	A

Inputs/Outputs Active Low						
Function Select	Logic Function	Arithmetic Function				
		M = L				
S3	S2	S1	S0	M = H	C _n =L (no carry)	C _n =H (with carry)
L	L	L	L	\bar{A}	A minus 1	A
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1	AB
L	L	H	L	$\bar{A} + B$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$
L	L	H	H	Logic 1	minus 1 (2's compl.)	Zero
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + \bar{B})	A plus (A+ \bar{B}) plus 1
L	H	L	H	\bar{B}	AB plus (A + B)	ABplus(A+ \bar{B})plus1
L	H	H	L	$A \oplus B$	A minus B minus 1	A minus B
L	H	H	H	A + \bar{B}	A + \bar{B}	(A + \bar{B}) plus 1
H	L	L	L	$\bar{A}\bar{B}$	A plus (A + B)	A plus (A+B) plus 1
H	L	L	H	A \oplus B	A plus B	A plus B plus 1
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)	$\bar{A}\bar{B}$ plus(A+B)plus1
H	L	H	H	A + B	A + B	(A + B) plus 1
H	H	L	L	Logic 0	A plus A*	A plus A plus 1
H	H	L	H	$\bar{A}\bar{B}$	AB plus A	AB plus A plus 1
H	H	H	L	AB	$\bar{A}\bar{B}$ plus A	$\bar{A}\bar{B}$ plus A plus 1
H	H	H	H	A	A	A plus 1

H = High Level L = Low Level

* Each bit is shifted to the next more significant position.

CD54/74HC181

CD54/74HCT181

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V)	±25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F,H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H	-55 to +125°C
PACKAGE TYPE E,M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V _i , V _o	0	V _{cc}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

MAGNITUDE COMPARISON TABLE

Active - High Data			Active - Low Data		
Input C _n	Output C _{n+4}	Magnitude	Input C _n	Output C _{n+4}	Magnitude
1	1	A ≤ B	0	0	A ≤ B
0	1	A < B	1	0	A < B
1	0	A > B	0	1	A > B
0	0	A ≥ B	1	1	A ≥ B

1 = High Level
0 = Low Level



TOP VIEW

92CS-40202

TERMINAL ASSIGNMENT

CD54/74HC181 CD54/74HCT181

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC181/CD54HC181									CD74HCT181/CD54HCT181									UNITS						
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES				74HCT TYPES			54HCT TYPES		
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C			-55/ +125°C			V _i V	V _{cc} V	+25°C			-40/ +85°C			-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max		Min	Max				
High-Level Input Voltage	V _{ih}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5											
				6	4.2	—	—	4.2	—	4.2	—	—	—												
Low-Level Input Voltage	V _{il}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5											
				6	—	—	1.8	—	1.8	—	1.8	—	—												
High-Level Output Voltage	V _{oh}	V _{il} or -0.02		2	1.9	—	—	1.9	—	1.9	—	V _{il} or	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V	
CMOS Loads	V _{oh}			4.5	4.4	—	—	4.4	—	4.4	—	V _{ih}													
				6	5.9	—	—	5.9	—	5.9	—														
TTL Loads	V _{il} or V _{ih}			-4	4.5	3.98	—	—	3.84	—	3.7	V _{il} or V _{ih}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V		
				-5.2	6	5.48	—	—	5.34	—	5.2														
Low-Level Output Voltage	V _{ol}	V _{il} or 0.02		2	—	—	0.1	—	0.1	—	0.1	V _{il} or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V	
CMOS Loads	V _{ol}	V _{ih}		4.5	—	—	0.1	—	0.1	—	0.1	V _{ih}													
				6	—	—	0.1	—	0.1	—	0.1														
TTL Loads	V _{il} or V _{ih}			4	4.5	—	—	0.26	—	0.33	—	0.4	V _{il} or V _{ih}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V	
				5.2	6	—	—	0.26	—	0.33	—	0.4													
Input Leakage Current	I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA	
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
S0-S3	1
All A and B (Data)	0.75
M, C _n	0.5

*Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC181

CD54/74HCT181

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{ C}$, input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC		C _L (pF)	TYPICAL VALUES		UNITS	
			HC	HCT		
SUM Mode	Propagation Delay: t_{PLH}, t_{PHL}				ns	
	A _n or B _n to C _{n+4}	15	19	22		
	A _n or B _n to G	15	18	23		
	A _n or B _n to P	15	14	17		
	A _n or B _n to F _n	15	19	24		
DIFFERENCE Mode	A _n or B _n to C _{n+4}	15	20	23		
	A _n or B _n to G	15	18	23		
	A _n or B _n to P	15	14	17		
	A _n or B _n to F _n	15	20	24		
	A _n or B _n to A = B	15	21	25		
LOGIC Mode	A _n or B _n to F _n	15	19	23		
SUM and DIFFERENCE Mode	C _n to C _{n+4}	15	13	18		
	C _n to F _n	15	17	20		
Power Dissipation Capacitance* C _{PD}		—	120	140		pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage.

AC Test Setup Reference (Active-Low Data)

Test Delay Times	AC Paths		DC Data Inputs		Mode*
	Inputs	Outputs	To Gnd	To VCC	
SUM _{IN} to SUM _{OUT}	$\overline{B0}$	Any \overline{F}	B1, B2, B3, M, C _n	All \overline{A} 's	ADD
SUM _{IN} to \overline{P}	$\overline{A0}$	\overline{P}	A1, A2, A3, M, C _n	All \overline{B} 's	ADD
SUM _{IN} to \overline{G}	$\overline{B0}$	\overline{G}	All \overline{A} 's, M, C _n	B1, B2, B3	ADD
SUM _{IN} to C _{n+4}	$\overline{B0}$	C _{n+4}	All \overline{A} 's, M, C _n	B1, B2, B3	ADD
C _n to SUM _{OUT}	C _n	Any \overline{F}	All \overline{A} 's, M	All \overline{B} 's	ADD
C _n to C _{n+4}	C _n	C _{n+4}	All \overline{A} 's, M	All \overline{B} 's	ADD
SUM _{IN} to A = B	$\overline{B0}$	A = B	All \overline{A} 's, B1, B2, B3, M	C _n	SUBTRACT
SUM _{IN} to SUM _{OUT} (Logic Mode)	All \overline{B} 's	Any \overline{F}	All \overline{A} 's, C _n	M	EXCLUSIVE-OR

*ADD Mode: S0, S3 = V_{CC}; S1, S2 = Gnd.

SUBTRACT Mode: S0, S3 = Gnd; S1, S2 = V_{CC}.

CD54/74HC181 CD54/74HCT181

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	VCC (V)	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, SUM Mode A _n or B _n to C _{n+4}	t _{PLH}	2	—	225	—	—	—	280	—	—	—	345	—	—	ns
	t _{PLH}	4.5	—	45	—	53	—	56	—	66	—	69	—	80	
		6	—	38	—	—	—	48	—	—	—	59	—	—	
A _n or B _n to G		2	—	210	—	—	—	265	—	—	—	315	—	—	
		4.5	—	42	—	54	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
A _n or B _n to P		2	—	170	—	—	—	215	—	—	—	255	—	—	
		4.5	—	34	—	41	—	43	—	51	—	51	—	62	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
A _n or B _n to F _n		2	—	230	—	—	—	290	—	—	—	345	—	—	
		4.5	—	46	—	58	—	58	—	58	—	69	—	69	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
Propagation Delay, DIFFERENCE Mode A _n or B _n to C _{n+4}	t _{PLH}	2	—	235	—	—	—	285	—	—	—	355	—	—	
	t _{PLH}	4.5	—	47	—	55	—	59	—	69	—	71	—	83	
		6	—	40	—	—	—	50	—	—	—	60	—	—	
A _n or B _n to G		2	—	215	—	—	—	270	—	—	—	325	—	—	
		4.5	—	43	—	54	—	54	—	54	—	65	—	65	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
A _n or B _n to P		2	—	170	—	—	—	215	—	—	—	255	—	—	
		4.5	—	34	—	40	—	43	—	50	—	51	—	60	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
A _n or B _n to F _n		2	—	235	—	—	—	295	—	—	—	355	—	—	
		4.5	—	47	—	57	—	59	—	71	—	71	—	86	
		6	—	40	—	—	—	50	—	—	—	60	—	—	
A _n or B _n to A=B		2	—	245	—	—	—	305	—	—	—	370	—	—	
		4.5	—	49	—	60	—	61	—	75	—	74	—	90	
		6	—	42	—	—	—	52	—	—	—	63	—	—	
Propagation Delay, LOGIC Mode A _n or B _n to F _n	t _{PLH}	2	—	230	—	—	—	290	—	—	—	345	—	—	
	t _{PLH}	4.5	—	46	—	54	—	58	—	68	—	69	—	81	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
Propagation Delay, SUM & DIFF. Modes C _n to C _{n+4}	t _{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	
	t _{PLH}	4.5	—	33	—	42	—	41	—	53	—	50	—	63	
		6	—	28	—	—	—	35	—	—	—	43	—	—	
C _n to F _n		2	—	200	—	—	—	250	—	—	—	300	—	—	
		4.5	—	40	—	48	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF