To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard":   Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific":   Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

7400 PIXELS CCD LINEAR IMAGE SENSOR

The μPD8670A is a high sensitive and high-speed CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal.

The μPD8670A is a 2-output type CCD sensor with 2 rows of high-speed charge transfer register, which transfers the photo signal electrons of 7400 pixels separately in odd and even pixels. And it has reset feed-through level clamp circuits and voltage amplifiers. Therefore, it is suitable for 600 dpi/A3 high-speed digital copiers, multi-function products and so on.

FEATURES

- Valid photocell   : 7400 pixels
- Photocell pitch   : 4.7 μm
- Photocell size   : 4.7 $\times$ 4.7 μm^2
- Resolution   : 24 dot/mm (600 dpi) A3 (297 $\times$ 420 mm) size (shorter side)
- Data rate   : 44 MHz MAX. (22 MHz/1 output)
- Output type   : 2 outputs in-phase operation, and out of phase also supported
- High sensitivity   : 17.0 V/lx•s TYP. (Light source: Daylight color fluorescent lamp)
- Peak response wavelength : 550 nm (green)
- Low image lag   : 1 % MAX.
- Drive clock level   : CMOS output under +5 V operation
- Power supply   : +12 V
- On-chip circuits   : Reset feed-through level clamp circuits
   Voltage amplifiers

ORDERING INFORMATION

Part Number	Package
μPD8670ACY-A	CCD linear image sensor 32-pin plastic DIP (10.16 mm (400))

<R> **Remark**   The μPD8670ACY-A is a lead-free product.

The mark <R> shows major revised points.

© **NEC Electronics Corporation** 2004

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

BLOCK DIAGRAM

The CCD analog shift register block diagram with the following pin connections:

- GND — 31
- φCP2 — 30
- φR2 — 29
- φ2L2 — 28
- φ22 — 24
- φ12 — 23
- V_OUT2 (Even) — 32
- V_OUT1 (Odd) — 1
- φTG — 22
- V_OD — 2
- φCP1 — 3
- φR1 — 4
- φ2L1 — 5
- φ11 — 9
- φ21 — 10
- GND — 11

CCD analog shift register (top and bottom)
Transfer gate (top and bottom)

Register cells: OB1 ... OB96 | D1 ... D6 | S1 | S2 ... S7399 | S7400 | D7 ... D12

PIN CONFIGURATION (Top View)

CCD linear image sensor 32-pin plastic DIP (10.16 mm (400))

• μ PD8670ACY-A

Output signal 1 (Odd)	V$_{OUT}$1	1		32	V$_{OUT}$2	Output signal 2 (Even)
Output drain voltage	V$_{OD}$	2		31	GND	Ground
Reset feed-through level clamp clock 1	ϕ CP1	3		30	ϕ CP2	Reset feed-through level clamp clock 2
Reset gate clock 1	ϕ R1	4		29	ϕ R2	Reset gate clock 2
Last stage shift register clock 1	ϕ2L1	5		28	ϕ2L2	Last stage shift register clock 2
Internal connection	IC	6		27	IC	Internal connection
Internal connection	IC	7		26	IC	Internal connection
No connection	NC	8		25	NC	No connection
Shift register clock 1-1	ϕ11	9		24	ϕ22	Shift register clock 2-2
Shift register clock 2-1	ϕ21	10		23	ϕ12	Shift register clock 1-2
Ground	GND	11		22	ϕTG	Transfer gate clock
Internal connection	IC	12		21	IC	Internal connection
Internal connection	IC	13		20	IC	Internal connection
No connection	NC	14		19	NC	No connection
No connection	NC	15		18	NC	No connection
No connection	NC	16		17	NC	No connection

Cautions 1. Leave pins 6, 7, 12, 13, 20, 21, 26 and 27 (IC) unconnected.

2. Connect the No connection pins (NC) to GND.

PHOTOCELL STRUCTURE DIAGRAM

ABSOLUTE MAXIMUM RATINGS (T$_A$ = +25°C)

Parameter	Symbol	Ratings	Unit
Output drain voltage	V$_{OD}$	−0.3 to +14.0	V
Shift register clock voltage	V$_{\phi 1}$, V$_{\phi 2}$	−0.3 to +8.0	V
Last stage shift register clock voltage	V$_{\phi 2L}$	−0.3 to +8.0	V
Reset gate clock voltage	V$_{\phi R}$	−0.3 to +8.0	V
Transfer gate clock voltage	V$_{\phi TG}$	−0.3 to +8.0	V
Reset feed-through level clamp clock voltage	V$_{\phi CP}$	−0.3 to +8.0	V
Operating ambient temperature[Note]	T$_A$	0 to +60	°C
Storage temperature	T$_{stg}$	−40 to +70	°C

Note   Use at the condition without dew condensation.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

RECOMMENDED OPERATING CONDITIONS (T$_A$ = +25°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output drain voltage	V$_{OD}$		11.4	12.0	12.6	V
Shift register clock high level	V$_{\phi 1H}$, V$_{\phi 2H}$		4.5	5.0	5.5	V
Shift register clock low level	V$_{\phi 1L}$, V$_{\phi 2L}$		−0.3	0	+0.5	V
Last stage shift register clock high level	V$_{\phi 2LH}$		4.5	5.0	5.5	V
Last stage shift register clock low level	V$_{\phi 2LL}$		−0.3	0	+0.5	V
Reset gate clock high level	V$_{\phi RH}$		4.5	5.0	5.5	V
Reset gate clock low level	V$_{\phi RL}$		−0.3	0	+0.5	V
Reset feed-through level clamp clock high level	V$_{\phi CPH}$		4.5	5.0	5.5	V
Reset feed-through level clamp clock low level	V$_{\phi CPL}$		−0.3	0	+0.5	V
Transfer gate clock high level	V$_{\phi TGH}$		4.5	5.0	5.5	V
Transfer gate clock low level	V$_{\phi TGL}$		−0.3	0	+0.5	V
Shift register clock amplitude	V$_{\phi 1\_pp}$,	f < 10 MHz/ch	4.0	5.0	5.8	V
	V$_{\phi 2\_pp}$	f ≥ 10 MHz/ch	4.5	5.0	5.8	V
Last stage shift register clock amplitude	V$_{\phi 2L\_pp}$		4.5	5.0	5.8	V
Reset gate clock amplitude	V$_{\phi R\_pp}$		4.5	5.0	5.8	V
Reset feed-through level clamp clock amplitude	V$_{\phi CP\_pp}$		4.5	5.0	5.8	V
Transfer gate clock amplitude	V$_{\phi TG\_pp}$		4.5	5.0	5.8	V
Data rate	2f$_{\phi R}$		1	2	44	MHz

ELECTRICAL CHARACTERISTICS

T_A = +25°C, V_{OD} = 12 V, $f_{\phi R}$ = 1 MHz, data rate = 2 MHz, storage time = 10 ms, input signal clock = 5 V_{p-p},
light source : 3200 K halogen lamp + C-500S (infrared cut filter, t = 1 mm) + HA-50 (heat absorbing filter, t = 3 mm)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Saturation voltage	V_{sat}			1.5	2.0	–	V
Saturation exposure	SE	Daylight color fluorescent lamp		–	0.10	–	lx•s
Photo response non-uniformity	PRNU	V_{OUT} = 500 mV		–	5.0	10.0	%
Average dark signal	ADS	Light shielding		–	1.0	6.0	mV
Dark signal non-uniformity	DSNU	Light shielding		–	16.0	28.0	mV
Power consumption	P_W			–	350	420	mW
Output impedance	Z_O			–	0.2	0.3	kΩ
Response	R_F	Daylight color fluorescent lamp		13.6	17.0	20.4	V/lx•s
Image lag	IL	V_{OUT} = 500 mV		–	0.5	1.0	%
Offset level [Note 1]	V_{OS}			3.7	4.7	5.7	V
Output fall delay time [Note 2]	t_d	V_{OUT} = 500 mV		11.0	13.0	15.0	ns
Total transfer efficiency	TTE	V_{OUT} = 1 V, data rate = 44 MHz		94	98	–	%
Register imbalance	RI	V_{OUT} = 500 mV		0	1.0	4.0	%
Response peak				–	550	–	nm
Dynamic range	DR1	V_{sat}/DSNU		–	125	–	times
	DR2	V_{sat}/σbit, t6 ≥ 20 ns		–	1000	–	times
Reset feed-through noise [Note 1]	PRFTN	Light shielding, t4 = 5 ns		–	+0.4	–	V
	RFTN1			−1.0	−0.4	+0.2	V
	RFTN2			−0.3	+0.2	+0.7	V
Random noise	σbit	Light shielding, bit clamp mode	t6 = 5 ns	–	2.6	–	mV
			t6 ≥ 20 ns	–	2.0	–	mV
	σline	Light shielding, line clamp mode	t6 ≥ 5 ns	–	8.0	–	mV
Shot noise	σshot	V_{OUT} = 500 mV, bit clamp mode	t6 ≥ 5 ns	–	10.0	–	mV

Notes 1. Refer to 13 and 14 of **DEFINITION OF CHARACTERISTIC ITEMS**.

  2. When the fall time of ϕ2L (t2') is the TYP. value (refer to **TIMING CHART 5, 6**). Note that V_{OUT}1 and V_{OUT}2 are the outputs of the two steps of emitter-follower shown in **APPLICATION CIRCUIT EXAMPLE**.

INPUT PIN CAPACITANCE (T$_A$ = +25°C, V$_{OD}$ = 12 V)

Parameter	Symbol	Pin name	Pin No.	MIN.	TYP.	MAX.	Unit
Shift register clock pin capacitance 1	C$_{\phi 1}$**Note**	ϕ11	9	225	250	275	pF
		ϕ12	23	200	220	240	pF
Shift register clock pin capacitance 2	C$_{\phi 2}$**Note**	ϕ21	10	200	220	240	pF
		ϕ22	24	225	250	275	pF
Last stage shift register clock pin capacitance	C$_{\phi L}$	ϕ2L1	5	4	5	6	pF
		ϕ2L2	28	4	5	6	pF
Reset gate clock pin capacitance	C$_{\phi R}$	ϕR1	4	4	5	6	pF
		ϕR2	29	4	5	6	pF
Reset feed-through level clamp clock pin capacitance	C$_{\phi CP}$	ϕCP1	3	7	8	9	pF
		ϕCP2	30	7	8	9	pF
Transfer gate clock pin capacitance	C$_{\phi TG}$	ϕTG	22	240	270	300	pF

Note C$_{\phi 1}$, C$_{\phi 2}$ are equivalent capacitance with driving device, including the co-capacitance between ϕ1 and ϕ2.

Remark Pins 9 and 23 (ϕ11 and ϕ12), Pins 10 and 24 (ϕ21 and ϕ22) aren't each connected inside of the device.

TIMING CHART 1 (Bit clamp mode, Out of phase operation)

ϕTG
ϕ11
ϕ21
ϕ2L1
ϕR1
ϕCP1
V$_{OUT}$1
ϕ12
ϕ22
ϕ2L2
ϕR2
ϕCP2
V$_{OUT}$2

Dummy cell (32 pixels)
Optical black (96 pixels)
Invalid photocell (6 pixels)
Valid photocells (7400 pixels)
Invalid photocell (6 pixels)

Note Set the ϕR1, ϕR2, ϕCP1 and ϕCP2 to low level during this period.

TIMING CHART 2 (Line clamp mode, Out of phase operation)

Note Set the ϕR1, ϕR2, ϕCP1 and ϕCP2 to low level during this period.

TIMING CHART 3 (Bit clamp mode, In phase operation)

Signal labels: ϕTG, ϕ11, ϕ12, ϕ21, ϕ22, ϕ2L1, ϕ2L2, ϕR1, ϕR2, ϕCP1, ϕCP2, V$_{OUT}$1, V$_{OUT}$2

Sections: Dummy cell (32 pixels), Optical black (96 pixels), Invalid photocell (6 pixels), Valid photocells (7400 pixels), Invalid photocell (6 pixels)

Note   Set the ϕR1, ϕR2, ϕCP1 and ϕCP2 to low level during this period.

TIMING CHART 4 (Line clamp mode, In phase operation)

φTG

φ11, φ12

φ21, φ22

φ2L1, φ2L2

φR1, φR2

φCP1, φCP2

Vout1

Vout2

Note

Dummy cell
(32 pixels)

Optical black
(96 pixels)

Invalid photocell
(6 pixels)

Valid photocells
(7400 pixels)

Invalid photocell
(6 pixels)

Note Set the φR1, φR2, φCP1 and φCP2 to low level during this period.

TIMING CHART 5 (Bit clamp mode)

ϕ11 90% 10%

ϕ21 90% 10%

t1 t2

ϕ2L1 90% 10%

t1' t2'

ϕR1 90% 10%

t4 t3 t5 t6

ϕCP1 90% 10%

t10 t8 t7 t9 t11

V$_{OUT}$1

t$_d$

10%

V$_{OS}$

Symbol	MIN.	TYP.	MAX.	Unit
t1, t2	0	50	–	ns
t1', t2'	0	5	–	ns
t3	10	125	–	ns
t4, t5	0	5	–	ns
t6	5	125	–	ns
t7	5	125	–	ns
t8, t9	0	5	–	ns
t10	0	125	–	ns
t11	0	250	–	ns

Caution This shows timing chart of V$_{OUT}$1 side (ϕ11, ϕ21, ϕ2L1, ϕR1, ϕCP1, V$_{OUT}$1). The timing chart of V$_{OUT}$2 side (ϕ12, ϕ22, ϕ2L2, ϕR2, ϕCP2, V$_{OUT}$2) is equal.

TIMING CHART 6 (Line clamp mode)

Symbol	MIN.	TYP.	MAX.	Unit
t1, t2	0	50	–	ns
t1', t2'	0	5	–	ns
t3	10	125	–	ns
t4, t5	0	5	–	ns
t12	5	250	–	ns

Caution   This shows timing chart of VOUT**1 side (**φ**11,** φ**21,** φ**2L1,** φ**R1,** φ**CP1, V**OUT**1). The timing chart of V**OUT**2 side (**φ**12,** φ**22,** φ**2L2,** φ**R2,** φ**CP2, V**OUT**2) is equal.**

TIMING CHART 7 (Bit clamp mode, Line clamp mode)

t14   t13   t15

ϕ TG   90%   10%

t16

ϕ 11   90%   90%

ϕ 21, ϕ 2L1

t17   t4   t3   t5   t6

ϕ R1   90%   10%

t10   t8   t7   t9   t11

ϕ CP1   90%   10%

Note

Note Set the ϕ R and ϕ CP to low level during this period.

Symbol	MIN.	TYP.	MAX.	Unit
t3	10	125	–	ns
t4, t5	0	5	–	ns
t6	5	125	–	ns
t7	5	125	–	ns
t8, t9	0	5	–	ns
t10	0	125	–	ns
t11	0	250	–	ns
t13	1000	1500	10000	ns
t14, t15	0	50	–	ns
t16, t17	200	300	10000	ns

Caution This shows timing chart of V_OUT1 side (ϕ11, ϕ21, ϕ2L1, ϕR1, ϕCP1, V_OUT1). The timing chart of V_OUT2 side (ϕ12, ϕ22, ϕ2L2, ϕR2, ϕCP2, V_OUT2) is equal.

ϕ11, ϕ21 cross points

ϕ11

ϕ21

1.5 V or more   1.5 V or more

ϕ11, ϕ2L1 cross points

ϕ11

ϕ2L1

1.5 V or more   0 V or more

ϕ12, ϕ22 cross points

ϕ12

ϕ22

1.5 V or more   1.5 V or more

ϕ12, ϕ2L2 cross points

ϕ12

ϕ2L2

1.5 V or more   0 V or more

Remark Adjust cross points of (ϕ11, ϕ21), (ϕ11, ϕ2L1), (ϕ12, ϕ22) and (ϕ12, ϕ2L2) with input resistance of each pin.

ϕ11, ϕ12, ϕ21, ϕ22, ϕ2L1, ϕ2L2 clock width

ϕ11, ϕ12,
ϕ21, ϕ22,
ϕ2L1, ϕ2L2

0 ns or more

4.5 V

0.5 V

0 ns or more

DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage : **Vsat**

   Output signal voltage at which the response linearity is lost.

2. Saturation exposure : **SE**

   Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.

3. Photo response non-uniformity : **PRNU**

   The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula.

   $$\text{PRNU (\%)} = \frac{\Delta x}{\overline{x}} \times 100$$

   Δx: maximum of $|x_j - \overline{x}|$

   $$\overline{x} = \frac{\sum\limits_{j=1}^{7400} x_j}{7400}$$

   x_j: Output voltage of valid pixel number j

4. Average dark signal : **ADS**

   Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula.

   $$\text{ADS (mV)} = \frac{\sum\limits_{j=1}^{7400} d_j}{7400}$$

   d_j: Dark signal of valid pixel number j

5. Dark signal non-uniformity : **DSNU**

    Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula.

    DSNU (mV): maximum of $|d_j - ADS|$ $_{j = 1 \text{ to } 7400}$

    d_j: Dark signal of valid pixel number j

6. Output impedance : **Zo**

    Impedance of the output pins viewed from outside.

7. Response : **R**

    Output voltage divided by exposure (lx•s).

    Note that the response varies with a light source (spectral characteristic).

8. Image lag : **IL**

    The rate between the last output voltage and the next one after read out the data of a line.

$$IL \ (\%) = \frac{V_1}{V_{OUT}} \times 100$$

9. Total transfer efficiency : **TTE**

    The total transfer rate of CCD analog shift register. This is calculated by the following formula, it is difined by each output.

    TTE (%) = (1 − V_b / average output of all the valid pixels) × 100

V_{a-1} : The last pixel output − 1 (Odd pixel: 7537th pixel)

V_a : The last pixel output (Odd pixel: 7539th pixel)

V_b : The spilt pixel output (Odd pixel: 7541st pixel)

10. Register imbalance : **RI**

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels.

$$RI\ (\%) = \frac{\dfrac{2}{n}\left|\displaystyle\sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j})\right|}{\dfrac{1}{n}\displaystyle\sum_{j=1}^{n} V_j} \times 100$$

n : Number of valid pixels

V_j : Output voltage of each pixel

11. Random noise : σ

Random noise σ is defined as the standard deviation of a valid pixel output signal with 100 times (= 100 lines) data sampling at dark (light shielding).

$$\sigma\ (mV) = \sqrt{\frac{\displaystyle\sum_{i=1}^{100} (V_i - \overline{V})^2}{100}} \qquad , \quad \overline{V} = \frac{1}{100}\displaystyle\sum_{i=1}^{100} V_i$$

V_i : A valid pixel output signal among all of the valid pixels

This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling).

12. Shot noise : σ**shot**

Shot noise is defined as the standard deviation of a valid pixel output signal with 100 times (= 100 lines) data sampling in the light. This includes the random noise.

The formula is the same with that of random noise.

13. Offset level : **V$_{OS}$**
    DC level of output signal is defined as follows.

14. Reset feed-through noise and peak reset feed-through noise : **RFTN and PRFTN**
    RTFN is switching noise of ϕR and ϕCP. Reset feed-through noise (RFTN) and peak of RFTN (PRFTN) are
    defined as follows.

    <1> Bit clamp operation

    Caution   This shows timing of V$_{OUT}$1 side (ϕ2L1, ϕR1, ϕCP1, V$_{OUT}$1). The definition of V$_{OUT}$2 side (ϕ2L2, ϕR2, ϕCP2, V$_{OUT}$2) is equal.

    <2> Line clamp operation

    Caution   This shows timing of V$_{OUT}$1 side (ϕ2L1, ϕR1, ϕCP1, V$_{OUT}$1). The definition of V$_{OUT}$2 side (ϕ2L2, ϕR2, ϕCP2, V$_{OUT}$2) is equal.

STANDARD CHARACTERISTIC CURVES (Reference Value)

DARK OUTPUT TEMPERATURE CHARACTERISTIC

STORAGE TIME OUTPUT VOLTAGE CHARACTERISTIC (T$_A$ = +25°C)

TOTAL SPECTRAL RESPONSE CHARACTERISTIC
(without infrared cut filter and heat absorbing filter) (T$_A$ = +25°C)

APPLICATION CIRCUIT EXAMPLE

Cautions 1. Leave pins 6, 7, 12, 13, 20, 21, 26 and 27 (IC) unconnected.
         2. Connect the No connection pins (NC) to GND.

Remark   The inverters shown in the above application circuit example are the 74AC04.

B1, B2 EQUIVALENT CIRCUIT

+12 V

4.7 kΩ

110 Ω

47 μF/25 V

2SC1842

CCD
V_{OUT}

47 Ω

2SA1206

1 kΩ

Output

PACKAGE DRAWING

μPD8670CY, μPD8670ACY
CCD LINEAR IMAGE SENSOR 32-PIN PLASTIC DIP (10.16 mm (400))

(Unit : mm)

Name	Dimensions	Refractive index
Plastic cap	52.2×6.4×0.8 (0.7[5])	1.5

※1 1st valid pixel ◄—► The center of the pin1
※2 The surface of the CCD chip ◄—► The top of the cap
※3 The bottom of the package ◄—► The surface of the CCD chip
※4 Mirror finishied surface
※5 Thickness of mirror finished surface

32C-1CCD-PKG10-2

RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below.

If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

Type of Through-hole Device

μ**PD8670ACY-A : CCD linear image sensor 32-pin plastic DIP (10.16 mm (400))**

Process	Conditions
Partial heating method	Pin temperature : 350°C or below, Heat time : 3 seconds or less (per pin)

Cautions 1. During assembly care should be taken to prevent solder or flux from contacting the plastic cap. The optical characteristics could be degraded by such contact.
2. Soldering by the solder flow method may have deleterious effects on prevention of plastic cap soiling and heat resistance. So the method cannot be guaranteed.

NOTES ON HANDLING THE PACKAGES

① DUST AND DIRT PROTECTING

The optical characteristics of the CCD will be degraded if the cap is scratched during cleaning. Don't either touch plastic cap surface by hand or have any object come in contact with plastic cap surface. Should dirt stick to a plastic cap surface, blow it off with an air blower. For dirt stuck through electricity ionized air is recommended. And if the plastic cap surface is grease stained, clean with our recommended solvents.

○ CLEANING THE PLASTIC CAP

Care should be taken when cleaning the surface to prevent scratches.

We recommend cleaning the cap with a soft cloth moistened with one of the recommended solvents below. Excessive pressure should not be applied to the cap during cleaning. If the cap requires multiple cleanings it is recommended that a clean surface or cloth be used.

○ RECOMMENDED SOLVENTS

The following are the recommended solvents for cleaning the CCD plastic cap.

Use of solvents other than these could result in optical or physical degradation in the plastic cap. Please consult your sales office when considering an alternative solvent.

Solvents	Symbol
Ethyl Alcohol	EtOH
Methyl Alcohol	MeOH
Isopropyl Alcohol	IPA
N-methyl Pyrrolidone	NMP

② MOUNTING OF THE PACKAGE

The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board. Don't have any object come in contact with plastic cap. You should not reform the lead frame. We recommended to use a IC-inserter when you assemble to PCB.

Also, be care that the any of the following can cause the package to crack or dust to be generated.

1. Applying heat to the external leads for an extended period of time with soldering iron.
2. Applying repetitive bending stress to the external leads.
3. Rapid cooling or heating

③ OPERATE AND STORAGE ENVIRONMENTS

Operate in clean environments. CCD image sensors are precise optical equipment that should not be subject to mechanical shocks. Exposure to high temperatures or humidity will affect the characteristics. So avoid storage or usage in such conditions.

Keep in a case to protect from dust and dirt. Dew condensation may occur on CCD image sensors when the devices are transported from a low-temperature environment to a high-temperature environment. Avoid such rapid temperature changes.

For more details, refer to our document "Review of Quality and Reliability Handbook" (C12769E)

④ ELECTROSTATIC BREAKDOWN

CCD image sensor is protected against static electricity, but destruction due to static electricity is sometimes detected. Before handling be sure to take the following protective measures.

1. Ground the tools such as soldering iron, radio cutting pliers of or pincer.
2. Install a conductive mat or on the floor or working table to prevent the generation of static electricity.
3. Either handle bare handed or use non-chargeable gloves, clothes or material.
4. Ionized air is recommended for discharge when handling CCD image sensor.
5. For the shipment of mounted substrates, use box treated for prevention of static charges.
6. Anyone who is handling CCD image sensors, mounting them on PCBs or testing or inspecting PCBs on which CCD image sensors have been mounted must wear anti-static bands such as wrist straps and ankle straps which are grounded via a series resistance connection of about 1 MΩ.

[MEMO]

[MEMO]

┌─────────────────────────── **NOTES FOR CMOS DEVICES** ───────────────────────────┐

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

└──┘