9340

# 4-BIT ARITHMETIC LOGIC UNIT (With Carry Lookahead)


DESCRIPTION - The '40 is a high speed arithmetic logic unit with full onchip carry lookahead circuitry. It can perform the arithmetic operations add or subtract in parallel, or any of six logic functions on two 4-bit binary words. The internal carry lookahead provides either a ripple carry output or carry lookahead outputs. An internal carry input network accepts carry lookahead outputs from up to three other packages producing a 16-bit full carry lookahead ALU without additional gates. Ripple carries can be used between additional blocks of 12 bits to further expand the word length.


- MULTIFUNCTION CAPABILITY TWO ARITHMETIC OPERATIONS - ADD, SUBTRACT SIX LOGIC FUNCTIONS — A EX OR B, A AND B, PLUS FOUR OTHERS
- ADD TWO 4-BIT WORDS IN 23 ns TYPICAL
- SUBTRACT TWO 4-BIT WORDS IN 28 ns
- LOOKAHEAD CARRY INPUT AND OUTPUT NETWORKS ON-CHIP
- EASILY EXPANDABLE TO LONGER WORD LENGTHS
- TYPICAL POWER DISSIPATION OF 425 mW

**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	Α	9340PC	-	9N
Ceramic DIP (D)	Α	9340DC	9340DM	6N
Flatpak (F)	Α	9340FC	9340FM	4M

## **CONNECTION DIAGRAM** PINOUT A





1574 A-01

6-82

09340-1X

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	
$\overline{\underline{A_0} - \underline{A_3}}$ $\overline{\underline{B_0} - \underline{B_3}}$	Operand Inputs (Active LOW)	3.0/3.0	
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/1.0	
CG₁	Carry Generate Input from immediately preceeding stage (Active LOW)	3.0/3.0	
CP₁	Carry Propagate Input from immediately preceeding stage (Active LOW)	1.0/1.0	
CG₂	Carry Generate Input from second preceeding stage (Active LOW)	2.0/2.0	
CP₂	Carry Propagate Input from second preceeding stage (Active LOW)	1.0/1.0	
CG₃	Carry Generate Input from third preceeding stage (Active LOW)	1.0/1.0	
COE	Carry Out Enable Input	1.5/1.5	
<u>F₀</u> — <u>F₃</u> <u>CO</u> /CG	Function Outputs (Active LOW)	20/10	
	Carry Out/Carry Generate Output (Active LOW)	20/10	
CP	Carry Propagate Output (Active LOW)	20/10	

# LOGIC DIAGRAM

1575

A-02

09340-2X 6-83

FUNCTIONAL DESCRIPTION - The '40 accepts two 4-bit words, \$\overline{A}\_0\$, \$\overline{A}\_1\$, \$\overline{A}\_2\$, \$\overline{A}\_3\$ and \$\overline{B}\_0\$, \$\overline{B}\_1\$, \$\overline{B}\_2\$, \$\overline{B}\_3\$, and produces a 4-bit output, Fo, F1, F2, F3. The output function is determined by the states on the control lines So and S1. The inputs and outputs of the '40 may be considered to be active LOW or active HIGH. Logic equivalents for four representations of the '40 are shown in Figure a, b, c, and d.

The add and subtract operations are performed on the entire word, with carries or borrows propagated between bits of different weight. The arithmetic may be performed in 1's complement, 2's complement, or signmagnitude notation. In the logic modes, carries are inhibited and the device acts like four gates as shown.


To achieve high speed operation, the '40 is designed to be used in a carry lookahead system. Full carry lookahead is used inside the device to propagate carries between bits. Carry lookahead functions over the 4-bit block are available as outputs. These outputs are labeled CO/CG (Carry Out/Carry Generate) and CP (Carry Propagate) on the logic symbol. The carry in to the device is formed from a set of Carry Generate and Carry Propagate inputs (equation 1) so that three '40's can be interconnected without any additional gates to form a 12-bit full carry lookahead ALU with a carry in. The pin labeled COE (Carry Out Enable) controls the CO/CG output according to equation 2. When COE is HIGH, CO/CG becomes a Carry Out which can be used to ripple carries between blocks of 12 bits. The CG1 input can be used for a ripple carry input, since this signal is sufficient to produce a carry in.

### **EQUATION:**

- (1)  $(\overline{CG_1}) + (\overline{CP_1}) (\overline{CG_2}) + (\overline{CP_1}) (\overline{CP_2}) (\overline{CG_3}) = C_{in} (internal)$
- (2)  $\overline{CO/CG} = (\overline{CG}) + (\overline{CP}) (C_{in}) (COE)$

## **FUNCTION TABLES FOR LOGIC EQUIVALENTS OF THE '40**

Note that when the input operands are defined as active HIGH, the carry lookahead inputs and outputs are not formally carry generate and carry propagate. Consequently, these pins have been relabled CX and CY in the active HIGH cases. However, the signals are connected in the same manner as  $\overline{\text{CG}}$  and  $\overline{\text{CP}}$ .



CONT		OPERATION	EQUIVALENT LOGIC		
S <sub>0</sub>	S <sub>1</sub>				
L	L	A SUBTRACT B	A <sub>0-1</sub> SUB F <sub>0-1</sub>		
Н	L	A ADD B	A0D F0-3		
L	н	A EX OR B	^		
н	Н	A AND B			
H = HIGH Voltage Level					


L = LOW Voltage Level



1577

A-04

6



T. 49-11

SYMBOL	PARAMETER		93XX		UNITS	0.0115151515
			Min	Max	UNITS	CONDITIONS
lcc	Power Supply Current	XM		135	mA	Vcc = Max

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

	<del></del>			· wavelottis	s and load configurations)
SYMBOL		93XX C <sub>L</sub> = 15 pF			CONDITIONS
	PARAMETER			UNITS	
		Min	Max	1	
tplH tpHL	Propagation Delay Add Mode, Bo to F3		30 30	ns	S <sub>0</sub> , $\overline{CG}_1$ , $\overline{CP}$ , $\overline{B}_1$ , $\overline{B}_2 = 4.5 \text{ V}$ S <sub>1</sub> , $\overline{A}_0$ , $\overline{A}_3$ , $\overline{B}_3 = \text{Gnd}$ Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay for Subtract Mode, Bo to F3		37 32	ns	$\overline{CG}_{1}, \overline{CP}_{1}, \overline{B}_{3} = 4.5 \text{ V; So,} \\ S_{1}, \overline{A}_{0} - \overline{A}_{3}, \overline{B}_{1}, \overline{B}_{2} = \text{Gnd} \\ \text{Figs. 3-1, 3-4}$
tpLH tpHL	Propagation Delay for Add Mode, Bo to CO/CG		20 20	ns	So, $\overline{CG}_1$ , $\overline{CP}_1$ , $\overline{B}_1 - \overline{B}_3 = 4.5 \text{ V}$ ; S <sub>1</sub> , COE, $\overline{A}_0 - \overline{A}_1 = \text{Gnd}$ Figs. 3-1, 3-5
tplH tpHL	Propagation Delay for Subtract Mode, Bo to CO/CG		25 22	ns	$\overline{CG}_1$ , $\overline{CP} = 4.5 \text{ V; } S_0$ , $S_1$ , $COE$ , $\overline{A}_0$ - $\overline{A}_3$ , $\overline{B}_1$ - $\overline{B}_3$ = $Gnd$ Figs. 3-1, 3-4
terr	Propagation Delay for Either Mode, CG <sub>3</sub> to CO/CG		19 19	ns	S <sub>0</sub> , $\overline{CG_1}$ , $\overline{CG_2}$ , COE, $\overline{A_0}$ - $\overline{A_3}$ = 4.5 V; S <sub>1</sub> , $\overline{B_0}$ - $\overline{B_3}$ $\overline{CP_1}$ , $\overline{CP_2}$ = Gnd Figs. 3-1, 3-5
1PLH 1PHL	Propagation <u>Delay</u> fo <u>r</u> Either Mode, CG <sub>3</sub> to F <sub>3</sub>		31 29	ns	$\underline{S_0}$ , $\overline{CG_1}$ , $\overline{CG_2}$ , $\overline{B}_3$ , $\overline{A_0} \sim \overline{A_3} = 4.5 \text{ V; S}_1$ , $\overline{B_0} \sim \overline{B_2}$ , $\overline{CP_1}$ , $\overline{CP_2} = Gnd$ Figs. 3-1, 3-5