



PT7C4563

Real-time Clock Module (I²C Bus)

Features

- →Using external 32.768kHz quartz crystal
- \rightarrow Supports I²C-Bus's high speed mode (400 kHz)
- →Includes time (Hour/Minute/Second) and calendar (Year/Month/Date/Day) counter functions (BCD code)
- \rightarrow Programmable square wave output signal
- →Oscillator stop flag
- \rightarrow Low backup current: typ. 400nA at V_{DD}=3.0V and T_A=25°C
- →Operating range: 1.3V to 5.5V
- →Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- →Halogen and Antimony Free. "Green" Device (Note 3)
- \rightarrow For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/guality/product-definitions/

- →Packaging (Pb-free & Green):
 - •8-Pin, SOIC (W)
 - •8-Pin,TDFN (ZE)

Table 1. Basic functions of PT7C4563

Description

The PT7C4563 serial real-time clock is a low-power clock/calendar with a programmable square-wave output.

Address and data are transferred serially via a 2-wire bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in the 24-hour format indicator.

Table 1 shows the basic functions of PT7C4563. More details are shown in section: overview of functions.

| Item | | Fune | ction | PT7C4563 |
|------|--------------|---------------------------------|-----------|------------------------|
| | | Source: Crystal: | 32.768kHz | \checkmark |
| 1 | Oscillator | Oscillator enabl | e/disable | - |
| | | Oscillator fail de | etect | \checkmark |
| | Time | Time display | 12-hour | - |
| 2 | | Time display | 24-hour | |
| 2 | | Century bit | · | \checkmark |
| | | Time count chain enable/disable | | - |
| 3 | Interrupt | Alarm interrupt | | √ |
| 4 | Programmable | square wave outp | ut (Hz) | 1, 32, 1.024k, 32.768k |
| 5 | Communicati | 2-wire I ² C bus | | \checkmark |
| 5 | on | Burst mode | | - |


Notes:

^{1.} No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

^{2.} See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



Pin Configuration




Pin Description

| Pin no. | Pin | Туре | Description |
|---------|-----|------|---|
| 1 | X1 | Ι | Oscillator Circuit Input. Together with X2, 32.768kHz crystal is connected between them. |
| 2 | X2 | 0 | Oscillator Circuit Output. Together with X1, 32.768kHz crystal is connected between them. |
| 3 | INT | 0 | Interrupt Output. Open drain, active low. |
| 4 | GND | Р | Ground. |
| 5 | SDA | I/O | Serial Data Input/Output. SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor. |
| 6 | SCL | Ι | Serial Clock Input. SCL is used to synchronize data movement on the I ² C serial interface. |
| 7 | SQW | 0 | Clock Output. Open drain. Four frequencies selectable: 32.768k, 1.024k, 32, 1Hz when SQWE bit is set to 1. |
| 8 | VCC | Р | Power. |





Function Block







Maximum Ratings

| Storage Temperature | -65 ^o C to +150 ^o C |
|---|---|
| Supply Voltage to Ground Potential (Vcc to GND) | -0.3V to +6.5V |
| DC Input (All Other Inputs except Vcc & GND) | -0.3V to $(V_{cc}+0.3V)$ |
| DC Output Voltage (SDA, /INTA, /INTB pins) | -0.3V to +6.5V |
| Power Dissipation | |
| Junction Temperature | |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

| Symbol | Description | Min. | Тур. | Max. | Unit |
|-----------------|-----------------------|---------------------|------|----------------------|------|
| V _{CC} | Power voltage | 1.3 | - | 5.5 | |
| V _{IH} | Input high level | 0.7 V _{CC} | - | V _{CC} +0.3 | V |
| V _{IL} | Input low level | -0.3 | - | 0.3 V _{CC} | |
| T _A | Operating temperature | -40 | - | 85 | °C |

DC Electrical Characteristics

Unless otherwise specified, GND =0V, $V_{CC} = 1.3 \sim 5.5$ V, $T_A = -40$ °C to +85 °C, $f_{OSC} = 32.768$ kHz.

| Sym. | Description | Pin | Conditions | Min. | Тур. | Max. | Unit | |
|------------------|---|-----------------|--|--|-------------|------|-----------------|----|
| | Sumply welts as | V | Interface inactive. $T_A = 25 \degree C^{(1)}$ | | 1.1 | - | 5.5 | |
| V _{CC} | Supply voltage | V _{CC} | Interface active. $f_{SCL} = 400 \text{kHz}$, | $T_{\rm A} = 25 {}^{\circ}{\rm C}^{1}$ | 1.3 | - | 5.5 | v |
| ·u | Supply voltage for clock data integrity | V _{CC} | - | - | | | 5.5 | |
| | | | Interface estive | $f_{SCL} = 400 kHz$ | - | - | 35 | |
| | | | nterface active $f_{SCL} = 100 \text{kHz}$ | - | - | 15 | μA | |
| | Supply current | | Interface inactive ($f_{SCL} = 0Hz$), | $V_{\rm CC} = 5.0 V$ | - | 450 | 850 | nA |
| I _{CC} | | V _{CC} | pin 7 disabled T_A =-40~85°C | $V_{\rm CC} = 3.0 V$ | - | 400 | 650 | |
| | | | Interface inactive ($f_{SCL} = 0Hz$), | $V_{\rm CC} = 5.0 V$ | - | 650 | 1200 | |
| | | | pin 7 enabled at 32kHz $T_A=-40$ ~85°C | $V_{\rm CC} = 3.0 V$ | - | 600 | 850 | nA |
| V _{IL1} | Low-level input voltage | SCL | - | | 0 | - | $0.3V_{CC}$ | v |
| V_{IH1} | High-level input voltage | SCL | - | | $0.7V_{CC}$ | - | V _{CC} | v |
| т | Low lovel output voltogo | SDA | $V_{OL} = 0.4V, V_{CC} = 5V$ | | -3 | - | - | |
| I _{OL} | Low-level output voltage | /INT, SQW | $V_{OL} = 0.4V, V_{CC} = 5V$ | | -1 | - | - | mA |
| I _{IL} | Input leakage current | SCL | - | - | - | ±1 | μΑ | |
| I _{OZ} | Output current when OFF | - | - | | - | - | ±1 | μΑ |

Note:


1) For reliable oscillator start-up at power-up: $V_{CC(min)power-up} = V_{CC(min)} + 0.3 V.$





AC Electrical Characteristics


| Sym | Description | Value | Unit |
|----------|---|---------------------|------|
| V_{HM} | Rising and falling threshold voltage high | 0.8 V _{CC} | V |
| V_{HL} | Rising and falling threshold voltage low | 0.2 V _{CC} | V |



Over the Operating Range

| Symbol | Item | Min. | Тур. | Max. | Unit |
|----------------------|--|------|------|------|------|
| f _{SCL} | SCL clock frequency | - | - | 400 | kHz |
| t _{SU;STA} | START condition set-up time | 0.6 | - | - | μs |
| t _{HD;STA} | START condition hold time | 0.6 | - | - | μs |
| t _{SU;DAT} | Data set-up time (RTC read/write) | 200 | - | - | ns |
| t _{HD;DAT1} | Data hold time (RTC write) | 35 | - | - | ns |
| t _{HD;DAT2} | Data hold time (RTC read) | 0 | - | - | μs |
| t _{SU;STO} | STOP condition setup time | 0.6 | - | - | μs |
| t _{BUF} | Bus idle time between a START and STOP condition | 1.3 | - | - | μs |
| t _{LOW} | When SCL = "L" | 1.3 | - | - | μs |
| t _{HIGH} | When SCL = "H" | 0.6 | - | - | μs |
| t _r | Rise time for SCL and SDA | - | - | 0.3 | μs |
| t _f | Fall time for SCL and SDA | - | - | 0.3 | μs |
| t _{SP} * | Allowable spike time on bus | - | - | 50 | ns |
| C _B | Capacitance load for each bus line | - | - | 400 | pF |


* Note: Only reference for design.







Recommended Layout for Crystal



Built-in Capacitors Specifications and Recommended External Capacitors

| Parameter | | Symbol | Тур | Unit |
|-------------------------------------|-----------|----------------|-----|------|
| Build-in capacitors | X1 to GND | C _G | 12 | pF |
| Bund-in capacitors | X2 to GND | C _D | 12 | pF |
| Recommended External capacitors for | X1 to GND | C ₁ | 10 | pF |
| crystal C _L =12.5pF | X2 to GND | C ₂ | 10 | pF |
| Recommended External capacitors for | X1 to GND | C ₁ | 0 | pF |
| crystal C _L =6pF | X2 to GND | C ₂ | 0 | pF |

Note: The frequency of crystal can be optimized by external capacitor C₁ and C₂, for frequency=32.768Hz, C₁ and C₂ should meet the equation as below:

 $Cpar + [(C_1+C_G)^*(C_2+C_D)]/[(C_1+C_G)+(C_2+C_D)] = C_L$

Cpar is all parasitical capacitor between X1 and X2.

CL is crystal's load capacitance.

Crystal Specifications

| Parameter | Symbol | Min | Тур | Max | Unit |
|-------------------|----------------|-----|--------|-----|------|
| Nominal Frequency | fo | - | 32.768 | - | kHz |
| Series Resistance | ESR | - | - | 70 | kΩ |
| Load Capacitance | C _L | - | 6/12.5 | - | pF |





Function Description

Overview of Functions

1. Clock function

CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2100.

2. Alarm function

These devices have one alarm system that outputs interrupt signals from INT for PT7C4563 to CPU when the date, day of the week, hour, minute or second correspond to the setting. Each of them may output interrupt signal separately at a specified time. The alarm may be selectable between on and off for matching alarm or repeating alarm.

3. Programmable square wave output

A square wave output enable bit controls square wave output at pin 7.4 frequencies are selectable: 1, 32, 1.024k, and 32.768k Hz.

4. Interface with CPU

Data is read and written via the I2C bus interface using two signal lines: SCL (clock) and SDA (data).

Since the output of the I/O pin SDA is open drain, a pull-up resistor should be used on the circuit board if the CPU output I/O is also open drain.

The SCL's maximum clock frequency is 400 kHz, which supports the I2C bus's high-speed mode.

5. Oscillator fail detect

When oscillator fail, OSF bit will be set.





Registers

1. Allocation of registers

| Addr. | Function (time range | Register definition | | | | | | | |
|----------|--------------------------|---------------------|-------|-------|-------|------------------|-------|-------------------|------------|
| (hex) *1 | BCD format) | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 00 | Control/status 1 | × | × | × | × | × | × | × | × |
| 01 | Control/status 2 | × | × | × | × | AF ^{*2} | × | AIE ^{*3} | × |
| 02 | Seconds (00-59) | OSF^{*4} | S40 | S20 | S10 | S8 | S4 | S2 | S 1 |
| 03 | Minutes (00-59) | × | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 04 | Hours (00-23) | × | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 05 | Dates (01-31) | × | × | D20 | D10 | D8 | D4 | D2 | D1 |
| 06 | Days of the week (00-06) | × | × | × | × | × | W4 | W2 | W1 |
| 07 | Months (01-12) | × | × | × | MO10 | MO8 | MO4 | MO2 | MO1 |
| 08 | Years (00-99) | Y80 | Y40 | Y20 | Y10 | Y8 | Y4 | Y2 | Y1 |
| 09 | Alarm: Minutes (00-59) | AE ^{*5} | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 0A | Alarm: Hours (01-12) | AE ^{*5} | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 0B | Alarm: Dates (01-31) | AE ^{*5} | × | D20 | D10 | D8 | D4 | D2 | D1 |
| 0C | Alarm: Weekday (00-06) | AE ^{*5} | × | × | × | × | W4 | W2 | W1 |
| 0D | SQW control | SQWE | × | × | × | × | × | RS1 | RS0 |

Caution points:

*1. PT7C4563 uses 8 bits for address. For excess 0FH address, PT7C4563 will not respond.

*2. Alarm interrupt flag bits.

*3. Alarm interrupt enable bits.

*4. Oscillator fail indicates. Indicate clock integrity.

*5. Alarm enable bit. Alarm will be active when related time is matching if AE = 0.

*6. All bits marked with "×" are not implemented.





2. Control and status register

| Addr. (hex) | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 00 | Control/status 1 | × | × | × | × | × | × | × | × |
| 00 | (default) | 0 | Undefined | 0 | Undefined | 1 | Undefined | Undefined | Undefined |
| 01 | Control/status 2 | × | × | × | × | AF | × | AIE | × |
| 01 | (default) | Undefined | Undefined | Undefined | 0 | Undefined | Undefined | 0 | 0 |
| 0D | SQW control | SQWE | × | × | × | × | × | RS1 | RS0 |
| 0D | (default) | 1 | Undefined | Undefined | Undefined | Undefined | Undefined | 0 | 0 |

a) Alarm Interrupt

• **AIE:** Alarm Interrupt Enable bit.

| AIE | Data | Description | | | | | |
|--------------|------|--------------------------|---------|--|--|--|--|
| Read / Write | 0 | Alarm interrupt disabled | Default | | | | |
| Read / write | 1 | Alarm interrupt enabled | | | | | |

• **AF:** Alarm Flag

| AF | Data | Description | | | | |
|----------------------------|------------------------------|-----------------------|--|--|--|--|
| Read 0 Alarm flag inactive | | | | | | |
| Reau | 1 | Alarm flag active | | | | |
| Write | 0 | Alarm flag is cleared | | | | |
| wille | Alarm flag remains unchanged | | | | | |

b) SQW control

• **SQWE:** SQW output clock enable bit.

| SQWE | Data | Description | |
|--------------|------|---|---------|
| Read / Write | 0 | the SQW output is inhibited and SQW output is set to high-impedance | |
| Keau / Wille | 1 | the SQW output is activated | Default |

• **RS1, RS0:** SQW output frequency select.

| | | actic) selecti | |
|--------------|------|-----------------------|---------|
| RS1, RS0 | Data | SQW output freq. (Hz) | |
| | 00 | 32.768k | Default |
| Read / Write | 01 | 1.024k | |
| Reau / write | 10 | 32 | |
| | 11 | 1 | |





3. Time Counter

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

| Addr. (hex) | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-------------|------------|-----------|-----------|-----------|------------|-----------|-----------|------------|
| 02 | Seconds | OSF^{*1} | S40 | S20 | S10 | S 8 | S4 | S2 | S 1 |
| 02 | (default) | 1 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 03 | Minutes | × | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 05 | (default) | 0 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 04 | Hours | × | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 04 | (default) | 0 | 0 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |

*1 Note: Indicate clock integrity. When the bit is 1, the clock integrity is no longer guaranteed and the time need be adjusted.

4. Days of the week Counter

The day counter is a divide-by-7 counter that counts from 00 to 06 and up 06 before starting again from 00. Values that correspond to the day of week are user defined but must be sequential (i.e., if 0 equals Sunday, then 1 equals Monday, and so on). Illogical time and date entries result in undefined operation.

| Addr. (hex) | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|------------------|----|----|----|----|----|-----------|-----------|-----------|
| 06 | Days of the week | × | × | × | × | × | W4 | W2 | W1 |
| 00 | (default) | 0 | 0 | 0 | 0 | 0 | Undefined | Undefined | Undefined |

5. Calendar Counter

The data format is BCD format.

- Day digits: Range from 1 to 31 (for January, March, May, July, August, October and December).
 - Range from 1 to 30 (for April, June, September and November).
 - Range from 1 to 29 (for February in leap years).
 - Range from 1 to 28 (for February in ordinary years).

Carried to month digits when cycled to 1.

- Month digits: Range from 1 to 12 and carried to year digits when cycled to 1.
- Year digits: Range from 00 to 99 and 00, 04, 08, ..., 92 and 96 are counted as leap years.

| Addr. (hex) | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------|-------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 05 | Dates | × | × | D20 | D10 | D8 | D4 | D2 | D1 |
| 03 | (default) | 0 | 0 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 07 | Months | × | × | × | M10 | M8 | M4 | M2 | M1 |
| 07 | (default) | Undefined | 0 | 0 | Undefined | Undefined | Undefined | Undefined | Undefined |
| 08 | Years | Y80 | Y40 | Y20 | Y10 | Y8 | Y4 | Y2 | Y1 |
| 08 | (default) | Undefined |





6. Alarm Register

PT7C4563: Alarm Register

| | - | | | | | | | | |
|------------|----------------|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Addr. | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 09 | Alarm: Minutes | AE^{*1} | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 09 | (default) | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 0A | Alarm: Hours | AE^{*2} | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 0A | (default) | Undefined | 0 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 0B | Alarm: Dates | AE ^{*3} | × | D20 | D10 | D8 | D4 | D2 | D1 |
| UВ | (default) | Undefined | 0 | Undefined | Undefined | Undefined | Undefined | Undefined | Undefined |
| 0C | Alarm: Weekday | AE^{*4} | × | × | × | × | W4 | W2 | W1 |
| UC | (default) | Undefined | 0 | 0 | 0 | 0 | Undefined | Undefined | Undefined |
| 44 3 7 . 3 | AC (1 1114) | | | | | | | | |

*1 Note: Minute alarm enable bit. *2 Note: Hour alarm enable bit.

*3 Note: Date alarm enable bit.

*4 Note: Weekday alarm enable bit.

Alarm Function

Related register

| | Function | | | | Register | definition | | | |
|----|------------------|-------|-------|-------|----------|------------|-------|-------|-------|
| | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 01 | Control/status 2 | × | × | × | × | AF | × | AIE | × |
| 02 | Seconds | OSF | S40 | S20 | S10 | S 8 | S4 | S2 | S1 |
| 03 | Minutes | × | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 04 | Hours | × | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 05 | Dates | × | × | D20 | D10 | D8 | D4 | D2 | D1 |
| 06 | Days of the week | × | × | × | × | × | W4 | W2 | W1 |
| 09 | Alarm: Minutes | AE | M40 | M20 | M10 | M8 | M4 | M2 | M1 |
| 0A | Alarm: Hours | AE | × | H20 | H10 | H8 | H4 | H2 | H1 |
| 0B | Alarm: Dates | AE | × | D20 | D10 | D8 | D4 | D2 | D1 |
| 0C | Alarm: Weekday | AE | × | × | × | × | W4 | W2 | W1 |

When one or more of these registers are loaded with a valid minute, hour, day or weekday and its corresponding bit Alarm Enable (AE) is logic 0, then that information will be compared with the current minute, hour, day and weekday. When all enabled comparisons first match, the Alarm Flag (AF) is set. AF will remain set until cleared by software. Once AF has been cleared it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their bit AE at logic 1 will be ignored.





Communication

1. I²C Bus Interface

a) Overview of I²C-BUS

The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

b) System Configuration

All ports connected to the I²C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).




Fig.1 System configuration





c) Starting and Stopping I²C Bus Communications




Fig.2 Starting and stopping on I²C bus

START condition, repeated START condition, and STOP condition

• START condition

SDA level changes from high to low while SCL is at high level

- STOP condition
 - SDA level changes from low to high while SCL is at high level
- Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.


d) Data Transfers and Acknowledge Responses during I²C-BUS Communication

• Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.



*Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.






• Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

e) Slave Address

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address. Slave addresses have a fixed length of 7 bits. See table for the details.


An R/W bit is added to each 7-bit slave address during 8-bit transfers.

| Operation | Transfer data | | | R/\overline{W} bit | | | | | |
|------------|---------------|-------|-------|----------------------|-------|-------|-------|-------|-------------|
| - <u>r</u> | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| Read | A3 h | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 (= Read) |
| Write | A2 h | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 (= Write) |






2. I²C Bus's Basic Transfer Format




Write via I²C bus a)



Read via I²C bus b)

Standard read







• Simplified read

| s | Slave address (7 bits) | A | bit | bit | bit | bit | bit | bit | bit | bit | А | bit | bit | bit | bit | bit | bit | bit | bit | 1 | P |
|-------|------------------------------------|-------------|------|--------|-----------------|-----|-----------------|------------------------|-----|-----|-------------|-----|----------------------|--------|-----|--------|------|-----|-----|-----------------------|-----|
| | | 1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | A | |
| Start | Slave address + read specification | A C K | by t | he int | ead fr ernal | | e ado ess re | (1) dress egiste | | | A C K | | lress addre d. | regist | | to inc | reme | | set | N O A C K | Sto |

Note:

1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.

2. 49H, 4AH are used as test mode address. Customer should not use the addresses.

Part Marking


Top mark not available at this time. To obtain advance information regarding the top mark, please contact your local sales representative.





Packaging Mechanical


8-SOIC (W)







8-TDFN (ZE)



13-0155

For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

| Part Number | Package Code | Package Description |
|--------------|--------------|---------------------------|
| PT7C4563WEX | W | 8-Pin, 150mil Wide (SOIC) |
| PT7C4563ZEEX | ZE | 8-Pin, 2x3 (TDFN) |

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

4. E = Pb-free and Green

5. X suffix = Tape/Reel





IMPORTANT NOTICE

1.DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3.Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5.Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6.Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7.While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com