National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

output to be pulled to any voltage up to 5.5V, regardless of the supply voltage of the LMV7275. The LMV727X are built with National Semiconductor's advance submicron silicon-gate BiCMOS process. They all have bipolar inputs for improved noise performance and

The LMV727X are rail-to-rail input low power comparators,

which are characterized at supply voltage 1.8V, 2.7V and

5.0V. They consume only 9uA supply current per channel

The LMV7271/LMV7275 (single) are available in SC70 and

SOT23 packages. The LMV7272 (dual) is available in micro

SMD package. With these tiny packages, the PC board area

can be significantly reduced. They are ideal for low voltage,

The LMV7271/LMV7272 both feature a push-pull output stage which allows operation with minimum power consump-

Typical Circuit

National

General Description

while achieving a 800ns propagation delay.

low power and space critical designs.

CMOS outputs for rail-to-rail output swing.

Rail Input

Features

Semiconductor LMV7271/LMV7275/LMV7272

Single & Dual, 1.8V Low Power Comparators with Rail-to-

 $(V_{S} = 1.8V, T_{A} = 25^{\circ}C, Typical values unless specified).$

- Single or Dual Supplies
- Ultra low supply current
- Low input bias current
- Low input offset current
- Low guaranteed V_{OS}
- Propagation delay
- Input common mode voltage range 0.1V beyond rails
- LMV7272 is available in micro SMD package

Applications

- Mobile communications
- Laptops and PDA's
- Battery powered electronics
- General purpose low voltage applications

FIGURE 1. Threshold Detector

Part Number	Single/Dual	Package	Output
LMV7271	Single	SC70, SOT23	Push/Pull
LMV7272	Dual	micro SMD	Push/Pull
LMV7275	Single	SC70, SOT23	Open Drain

June 14, 2011


9µA per channel

880ns (20mV overdrive)

10nA

4mV

200pA



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance	2KV (<i>Note 2</i>)
	200V (<i>Note 6</i>)
V _{IN} Differential	±Supply Voltage
Supply Voltage (V+ - V-)	6V
Voltage at Input/Output pins	V+ +0.1V, V ⁻ -0.1V
Soldering Information	
Infrared or Convection (20 sec.)	235°C

260°C
⊦150°C
⊦150°C
ŀ

Operating Ratings (Note 1)

Supply Voltage Range	1.8V to 5.5V
Temperature Range (<i>Note 3</i>)	–40°C to +85°C
Package Thermal Resistance (Note 3)	
SOT23-5	325°C/W
SC-70	265°C/W
8-Bump Thin micro SMD	220°C/W

1.8V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 1.8V, V⁻ = 0V. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (<i>Note 5</i>)	Typ (<i>Note 4</i>)	Max (<i>Note 5</i>)	Units
V _{OS}	Input Offset Voltage			0.3	4 6	mV
TC V _{OS}	Input Offset Temperature Drift	V _{CM} = 0.9V (<i>Note 7</i>)		20		uV/°C
в	Input Bias Current			10		nA
os	Input Offset Current			200		pА
1	Quere la Quere et	LMV7271/LMV7275		9	12 14	μA
I _S	Supply Current	LMV7272		18	25 28	μA
sc	Output Short Circuit Current	Sourcing, V _O = 0.9V (LMV7271/LMV7272 only)	3.5	6		mA
I _{SC}		Sinking, V _O = 0.9V	4	6		
M.	Output Voltage High (LMV7271/LMV7272 only)	l _o = 0.5mA	1.7	1.74		v
V _{OH}		l _o = 1.5mA	1.47	1.63		
		I _O = -0.5mA		52	100	mV
V _{OL}	Output Voltage Low	I _O = -1.5mA		166	220	
	Innut Common Mode Voltage Dange				1.9	V
V _{CM}	Input Common Mode Voltage Range	CMRR > 45 dB	-0.1			V
CMRR	Common Mode Rejection Ratio	0 < V _{CM} < 1.8V	46	78		dB
PSRR	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
LEAKAGE	Output Leakage Current	V _O = 1.8V (LMV7275 only)		2		pА

1.8V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 1.8V$, $V^- = 0V$, $V_{CM} = 0.5V$, $V_O = V^+/2$ and $R_L > 1M\Omega$ to V^- . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
	Propagation Delay Lt (High to Low) In	Input Overdrive = 20mV Load = 50pF//5kΩ		880		ns
t _{PHL}		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		570		ns
+	Propagation Delay	Input Overdrive = 20mV Load = 50pF//5kΩ		1100		ns
	(Low to High)	Input Overdrive = 50mV Load = 50pF//5kΩ		800		ns

2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
V _{OS}	Input Offset Voltage			0.3	4 6	mV
TC V _{OS}	Input Offset Temperature Drift	V _{CM} = 1.35V (<i>Note 7</i>)		20		µV/°C
В	Input Bias Current			10		nA
os	Input offset Current			200		pА
	Supply Current	LMV7271/LMV7275		9	13 15	μA
S		LMV7272		18	25 28	μA
SC	Output Short Circuit Current	Sourcing, V _O = 1.35V (LMV7271/LMV7272 only)	10	15		mA
SC		Sinking, V _O = 1.35V	10	15		
	Output Voltage High	I ₀ = 0.5mA	2.63	2.66		V
V _{OH}	(LMV7271/LMV7272 only)	I ₀ = 2.0mA	2.48	2.55		v
		$I_0 = -0.5 mA$		50	70	- mV
V _{OL}	Output Voltage Low	$I_0 = -2mA$		155	220	
	Innut Common Vieltogo Dongo				2.8	V
V _{CM}	Input Common Voltage Range	CMRR > 45dB	-0.1			V
CMRR	Common Mode Rejection Ratio	0 < V _{CM} < 2.7V	46	78		dB
PSRR	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
LEAKAGE	Output Leakage Current	V _O = 2.7V (LMV7275 only)		2		pА

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V⁺ = 2.7V, V⁻ = 0V, V_{CM} = 0.5V, V_O = V⁺/2 and R_L > 1M Ω to V⁻. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
	Propagation Delay	Input Overdrive = 20mV Load = 50pF//5kΩ		1200		ns
t _{PHL}	(High to Low)	Input Overdrive = 50mV Load = 50pF//5kΩ		810		ns
+	Propagation Delay	Input Overdrive = 20mV Load = 50pF//5kΩ		1300		ns
t _{PLH}		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		860		ns

5.0V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T _J = 25°C, V ⁺ = 5V, V ⁻ = 0V. Boldface limits apply at the temperat	ure extremes.
--	---------------

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
V _{os}	Input Offset Voltage			0.3	4 6	mV
TC V _{OS}	Input Offset Temperature Drift	V _{CM} = 2.5V (<i>Note 7</i>)		20		μV/°C
I _B	Input Bias Current			10		nA
I _{os}	Input Offset Current			200		pА

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
1	Supply Current	LMV7271/LMV7275		10	14 16	μA
I _S		LMV7272		20	27 30	μA
I _{sc}	Output Short Circuit Current	Sourcing, V _O = 2.5V (LMV7271/LMV7272 only)	18	34		mA
		Sinking, V _O = 2.5V	18	34		
V	Output Voltage High (LMV7271/LMV7272 only)	I _O = 0.5mA	4.93	4.96		- V
V _{OH}		I _O = 4.0mA	4.675	4.77		
V	Output Voltage Low	$I_{O} = -0.5 \text{mA}$		27	70	
V _{OL}		$I_0 = -4.0 \text{mA}$		225	315	mV
V	Input Common Voltago Pango	CMRR > 45dB			5.1	- v
V _{CM}	Input Common Voltage Range		-0.1			
CMRR	Common Mode Rejection Ratio	$0 < V_{CM} < 5.0V$	46	78		dB
PRSS	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
ILEAKAGE	Output Leakage Current	$V_0 = 5V (LMV7275 \text{ only})$		2		pА

5.0V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, V⁺ = 5.0V, V⁻ = 0V, V_{CM} = 0.5V, V_O = V⁺/2 and R_L > 1M Ω to V⁻. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
		Input Overdrive = 20mV		2100		ns
+	Propagation Delay (High to Low)	Load = $50pF//5k\Omega$		2100		
t _{PHL}		Input Overdrive = 50mV		1380		ns
		Load = $50pF//5k\Omega$				
		Input Overdrive = 20mV		1800		ns
+	Propagation Delay	Load = $50pF//5k\Omega$	1000			115
t _{PLH}	(Low to High)	Input Overdrive = 50mV	1100		20	
		Load = $50pF//5k\Omega$		1100		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, $1.5 k\Omega$ in series with 100pF.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: Typical values represent the most likely parametric norm.


Note 5: All limits are guaranteed by testing or statistical analysis.


Note 6: Machine Model, 0Ω in series with 200pF.


Note 7: Offset Voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

Note 8: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

Connection Diagrams









Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
	LMV7271MF	C25A	1k Units Tape and Reel		
5-Pin SOT23	LMV7271MFX	025A	3k Units Tape and Reel	MF05A	
5-Pin 50123 -	LMV7275MF	C26A	1k Units Tape and Reel	MFUSA	
LM	LMV7275MFX	- C26A	3k Units Tape and Reel	1	
5-Pin SC70 -	LMV7271MG	C34	1k Units Tape and Reel		
	LMV7271MGX	034	3k Units Tape and Reel	MAA05A	
5-Pin 5C70	LMV7275MG	C35	1k Units Tape and Reel	MAAUSA	
	LMV7275MGX	035	3k Units Tape and Reel	1	
8-Bump	LMV7272TL	101	250 Units Tape and Reel	- TLA08AAA	
micro SMD	LMV7272TLX	101	3k Units Tape and Reel		


Typical Performance Characteristics ($T_A = 25^{\circ}C$, Unless otherwise specified).






 V_{OS} vs. V_{CM}


Short Circuit vs. Supply Voltage




Supply Current vs. Supply Voltage (LMV7272)



20064031




Supply Current vs. Supply Voltage (LMV7271)




LMV7271/LMV7275/ LMV7272







Output Negative Swing vs. V_{SUPPLY}









Output Positive Swing vs. V_{SUPPLY}




Output Positive Swing vs. ISOURCE




Output Positive Swing vs. ISOURCE







Output Positive Swing vs. I_{SOURCE}








Output Negative Swing vs. I_{SINK}




Propagation Delay (t_{PLH})




20064014

Propagation Delay (t_{PLH})



20064015





20064049

V_{CC} = 5.0V TEMP = 25°C 50mV -LOAD = 5kΩ//50pF 20mV


Propagation Delay (t_{PLH})

5


4

3

2









Application Notes


BASIC COMPARATOR

A comparator is often used to convert an analog signal to a digital signal. As shown in *Figure 2*, the comparator compares an input voltage (V_{IN}) to a reference voltage (V_{REF}) . If V_{IN} is



less than V_{REF}, the output (V_O) is low. However, if V_{IN} is greater than V_{REF}, the output voltage (V_O) is high.





RAIL-TO-RAIL INPUT STAGE

The LMV727X has an input common mode voltage range (V_{CM}) of -0.1V below the V⁻ to 0.1V above V⁺. This is achieved by using paralleled PNP and NPN differential input pairs. When the V_{CM} is near V⁺, the NPN pair is on and the PNP pair is off. When the V_{CM} is near V⁻, the NPN pair is off and the PNP pair is on. The crossover point between the NPN and PNP input stages is around 950mV from V⁺. Since each input stage has its own offset voltage (V_{OS}), the V_{OS} of the comparator becomes a function of the V_{CM}. See curves for V_{OS} vs. V_{CM} in Typical Performance Characteristics section. In application design, it is recommended to keep the V_{CM} away from the crossover point to avoid problems. The wide input voltage range makes LMV727X ideal in power supply monitoring circuits, where the comparators are used to sense signals close to ground and power supplies.

OUTPUT STAGE

The LMV7271 and LMV7272 have a push-pull output stage. This output stage keeps the total system power consumption to the absolute minimum. The only current consumed is the low supply current and the current going directly into the load. When the output switches, both PMOS and NMOS at the output stage are on at the same time for a very short time. This allows current to flow directly between V+ and V- through output transistors. The result is a short spike of current (shootthrough current) drawn from the supply and glitches in the supply voltages. The glitches can spread to other parts of the board as noise. To prevent the glitches in supply lines, power supply bypass capacitors must be installed. See section for supply bypassing in the Application Notes for details.

HYSTERESIS

It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier of its own noise.

Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three resistor network that is referenced to the supply voltage V_{CC} of the comparator (*Figure 3*). When V_{IN} at the inverting input is less than V_A, the voltage at the non-inverting node of the comparator (V_{IN} < V_A), the output voltage is high (for simplicity assume V_O switches as high as V_{CC}). The three network resistors can be represented as R₁IIR₃ in series with R₂. The lower input trip voltage V_{A1} is defined as

$$V_{A1} = \frac{V_{CC} R_2}{(R_1 || R_3) + R_2}$$


When V_{IN} is greater than V_A (V_{IN} > V_A), the output voltage is low and very close to ground. In this case the three network resistors can be presented as $R_2//R_3$ in series with R_1 . The upper trip voltage V_{A2} is defined as

$$V_{A2} = \frac{V_{CC} (R_2 || R_3)}{R_1 + (R_2 || R_3)}$$

The total hysteresis provided by the network is defined as

$$\Delta V_{A} = V_{A1} - V_{A2}$$

A good typical value of ΔV_A would be in the range of 5 to 50mV. This is easily obtained by choosing R_3 as 1000 to 100 times (R_1 | R_2) for 5V operation, or as 300 to 30 times (R_1 | R_2) for 1.8V operation.



Non-Inverting Comparator with Hysteresis

A non-inverting comparator with hysteresis requires a two resistor network, and a voltage reference (V_{REF}) at the inverting input (*Figure 4*). When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise up to V_{IN1}, where V_{IN1} is calculated by

$$V_{\text{in1}} = \frac{V_{\text{ref}} (R_1 + R_2)}{R_2}$$

When V_{IN} is high, the output is also high. To make the comparator switch back to its low state, V_{IN} must equal V_{REF} before V_A will again equal V_{REF}. V_{IN} can be calculated by:

$$V_{in2} = \frac{V_{ref}(R_1 + R_2) - V_{CC}R_1}{R_2}$$

The hysteresis of this circuit is the difference between $V_{\rm IN1}$ and $V_{\rm IN2}.$

$$\Delta V_{\rm IN} = V_{\rm CC} R_1 / R_2$$




FIGURE 4. Non-Inverting Comparator with Hysteresis

CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS

Feedback to almost any pin of a comparator can result in oscillation. In addition, when the input signal is a slow voltage ramp or sine wave, the comparator may also burst into oscillation near the crossing point. To avoid oscillation or instability, PCB layout should be engineered thoughtfully. Several precautions are recommended:

- 1. Power supply bypassing is critical, and will improve stability and transient response. Resistance and inductance from power supply wires and board traces increase power supply line impedance. When supply current changes, the power supply line will move due to its impedance. Large enough supply line shift will cause the comparator to misoperate. To avoid problems, a small bypass capacitor. such as 0.1uF ceramic, should be placed immediately adjacent to the supply pins. An additional 6.8µF or greater tantalum capacitor should be placed at the point where the power supply for the comparator is introduced onto the board. These capacitors act as an energy reservoir and keep the supply impedance low. In dual supply application, a 0.1µF capacitor is recommended to be placed across V+ and V- pins.
- 2. Keep all leads short to reduce stray capacitance and lead inductance. It will also minimize any unwanted coupling from any high-level signals (such as the output). The comparators can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Try to avoid a long loop which could act as an inductor (coil).
- 3. It is a good practice to use an unbroken ground plane on a printed circuit board to provide all components with a low inductive ground connection. Make sure ground paths are

low-impedance where heavier currents are flowing to avoid ground level shift. Preferably there should be a ground plane under the component.

4. The output trace should be routed away from inputs. The ground plane should extend between the output and inputs to act as a guard. This can be achieved by running a topside ground plane between the output and inputs. A typical PCB layout is shown in *Figure 5*.




FIGURE 5. Typical PCB Layout

- 5. When the signal source is applied through a resistive network to one input of the comparator, it is usually advantageous to connect the other input with a resistor with the same value, for both DC and AC consideration. Input traces should be laid out symmetrically if possible.
- 6. All pins of any unused comparators should be tied to the negative supply.

micro SMD LIGHT SENSITIVITY


Exposing the micro SMD device to direct sunlight will cause mis-operation of the device. Light sources such as Halogen lamps can also affect electrical performance if brought near to the device. The wavelengths, which have the most detrimental effect, are reds and infrareds.

micro SMD MOUNTING

The micro SMD package requires specific mounting techniques, which are detailed in National Semiconductor Application Note AN-1112.

LMV7272 micro SMD to DIP Conversion Board

To facilitate characterization and testing, a micro SMD to DIP conversion board, LMV7272TLCONV, is available. It is a 2-layer board, with the LMV7272 mounted on the bottom layer, and a capacitor (C1, between the positive and negative supplies) added to the top layer.



Typical Applications

UNIVERSAL LOGIC LEVEL SHIFTER

The output of LMV7275 is an unconnected drain of an NMOS device, which can be pulled up, through a resistor, to any desired output level within the permitted power supply range. Hence, the following simple circuit works as a universal logic level shifter, pulling up the signal to the desired level.




FIGURE 6. Logic Level Shifter

POSITIVE PEAK DETECTOR

A positive peak detect circuit is basically a comparator operated in a unity gain follower configuration, with a capacitor as a load to maintain the highest voltage. A diode is added at the output to prevent the capacitor from discharging through the pull-up resistor, and a 1M Ω resistor added in parallel to the capacitor to provide a high impedance discharge path. When the input V_{IN} increases, the inverting input of the comparator follows it, thus charging the capacitor. When it decreases, the cap discharges through the 1M Ω resistor. The decay time can be modified by changing the resistor. The output should be accessed through a follower circuit to prevent loading.




FIGURE 7. Positive Peak Detector

OR'ING THE OUTPUT

Since the output is an unconnected NMOS drain, many drains can be tied together, pulled up to V_{DD} by a single resistor to provide an output OR'ing function. If any of the comparator outputs is pulled low the output V_{Ω} goes down.




FIGURE 8. OR'ing the Outputs

NEGATIVE PEAK DETECTOR

For the negative detector, the output transistor of the comparator acts as a low impedance current sink. Since there is no pull-up resistor, the only discharge path will be the $1M\Omega$ resistor and any load impedance used. Decay time is changed by varying the $1M\Omega$ resistor.




FIGURE 9. Negative Peak Detector

SQUARE WAVE GENERATOR

A typical application for a comparator is as a square wave oscillator. The circuit below generates a square wave whose period is set by the RC time constant of the capacitor C₁and resistor R₄. The maximum frequency is limited by the large signal propagation delay of the comparator, and by the capacitive loading at the output, which limits the output slew rate.




FIGURE 10. Squarewave Oscillator

To analyze the circuit, consider it when the output is high. That implies that the inverted input (V_C) is lower than the non-inverting input (V_A). This causes the C₁ to get charged through R₄, and the voltage V_C increases till it is equal to the non-inverting input. The value of V_A at this point is

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 ||R_3|}$$

If $R_1 = R_2 = R_3$, then $V_{A1} = 2V_{CC}/3$


At this point the comparator switches pulling down the output to the negative rail. The value of V_A at this point is


$$V_{A2} = \frac{V_{CC}(R_2||R_3)}{R_1 + (R_2||R_3)}$$

If $R_1 = R_2 = R_3$, then $V_{A2} = V_{CC}/3$

The capacitor C₁ now discharges through R₄, and the voltage V_C decreases till it is equal to V_{A2}, at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge C₁ from 2V_{CC}/3 to V_{CC}/3, which is given by R₄C₁.ln2. Hence the formula for the frequency is:

$$F = 1/(2 \cdot R_4 \cdot C_1 \cdot ln2)$$





1. EPOXY COATING

2. 63Sn/37Pb EUTECTIC BUMP

3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.

4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION REMAINING PINS ARE NUMBERED COUNTERCLOCK-WISE.

5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.

6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BC.

8-Bump micro SMD NS Package Number TLA08AAA X1 = 1.514mm X2 = 1.514mm X3 = 0.600mm

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com