

RL78/G1A

RENESAS MCU

R01DS0151EJ0220 Rev.2.20 May 26, 2023

Combines Multi-channel 12-Bit A/D Converter, True Low Power Platform (as low as 66 μ A/MHz, and 0.57 μ A for RTC + LVD), 1.6 V to 3.6 V operation, 16 to 64 Kbyte Flash, 41 DMIPS at 32 MHz

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 3.6 V operation from a single supply
- Stop (RAM retained): 0.23 μ A, (LVD enabled): 0.31 μ A
- Halt (RTC + LVD): 0.57 μA
- Snooze: 0.7 mA (UART), 0.6 mA (ADC)
- Operating: 66 μA/MHz

16-bit RL78 CPU Core

- Delivers 41 DMIPS at maximum operating frequency of 32 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory

- Density: 16 KB to 64 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory

- Data Flash with background operation
- Data flash size: 4 KB
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 3.6 V

RAM

- 2 KB to 4 KB size options
- · Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- \bullet 32 MHz with +/– 1% accuracy over voltage (1.8 V to 3.6 V) and temperature (–20 °C to +85 °C)
- Pre-configured settings: 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 12 setting options (Interrupt and/or reset function)

Data Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to 6 x I2C master
- Up to 1 x I²C multi-master
- Up to 6 x Simplified SPI (CSINote)/SPI (7-, 8-bit)
- Up to 3 x UART (7-, 8-, 9-bit)
- Up to 1 x LIN

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- \bullet ADC: Up to 28 channels, 12-bit resolution, 3.375 $\mu\mathrm{s}$ conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- ADC self-test

General Purpose I/O

- 3.6 V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

- Standard: -40 °C to +85 °C
- Extended: -40 °C to +105 °C

Package Type and Pin Count

From 3 mm x 3 mm to 10 mm x 10 mm

QFP: 48, 64 QFN: 32, 48 LGA: 25 BGA: 64

<R> Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.


O ROM, RAM capacities

	· ···· capacitics					
Flash ROM	Data flash	RAM		RL78	/G1A	
			25 pins	32 pins	48 pins	64 pins
64 KB	4 KB	4 KB Note	R5F10E8E	R5F10EBE	R5F10EGE	R5F10ELE
48 KB	4 KB	3 KB	R5F10E8D	R5F10EBD	R5F10EGD	R5F10ELD
32 KB	4 KB	2 KB	R5F10E8C	R5F10EBC	R5F10EGC	R5F10ELC
16 KB	4 KB	2 KB	R5F10E8A	R5F10EBA	R5F10EGA	-

Note This is about 3 KB when the self-programming function and data flash function are used. (For details, see 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C))

1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/G1A



Caution The part number above is valid as of when this manual was issued. For the latest part number, see the web page of the target product on the Renesas Electronics website.

<R>

Table 1-1. List of Ordering Part Numbers

		Fields of	Ordering Part Number	er	
Pin count	Package	Application Note	Part Number	Packaging specification	RENESAS Code
25 pins	25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch)	А	R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA	#U0, #W0	PWLG0025KA-A
		G	R5F10E8AGLA, R5F10E8CGLA, R5F10E8DGLA, R5F10E8EGLA		
32 pins 32-pin plastic HWQFN $(5 \times 5 \text{ mm}, 0.5 \text{ mm pitch})$		А	R5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANA	#U0, #W0	PWQN0032KB-A
				#00, #20, #40	PWQN0032KE-A PWQN0032KG-A
		G	R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA	#U0, #W0	PWQN0032KB-A
				#00, #20, #40	PWQN0032KE-A PWQN0032KG-A
48 pins	48 pins 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	А	R5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFB	#V0, #X0	PLQP0048KF-A
		G	R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB	#V0, #X0	PLQP0048KF-A
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	А	R5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANA	#U0, #W0	PWQN0048KB-A
	(1.77)		,	#00, #20, #40	PWQN0048KE-A
		G	R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA	#U0, #W0	PWQN0048KB-A
			, , , , , , , , , , , , , , , , , , , ,	#00, #20, #40	PWQN0048KE-A
64 pins	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm	A	R5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFB	#V0, #X0	PLQP0064KF-A
	pitch)	G	R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB	#V0, #X0	PLQP0064KF-A
	64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)	А	R5F10ELCABG, R5F10ELDABG, R5F10ELEABG	#U0, #W0	PVBG0064LA-A
	, , ,	G	R5F10ELCGBG, R5F10ELDGBG, R5F10ELEGBG]	


Note For the fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G1A.


Caution The part number above is valid as of when this manual was issued. For the latest part number, see the web page of the target product on the Renesas Electronics website.

1.3 Pin Configuration (Top View)

1.3.1 25-pin products

• 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch)






Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- **2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. It is recommended to connect an exposed die pad to V_{ss} .

1.3.3 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

• 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).


1.3.4 64-pin products

• 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Cautions 1. Make EVsso pin the same potential as Vss pin.
 - 2. Make VDD pin the potential that is higher than EVDDO pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the Vss and EVss0pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

• 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	P05/TI05/TO05/KR8	C1	P51/ANI25/SO11 /INTP2	E1	P153/ANI11/(KR8)	G1	AVDD
A2	P30/ANI27/SCK11 /SCL11/INTP3 /RTC1HZ	C2	P71/SI21/SDA21/KR1	E2	P154/ANI12/(KR9)	G2	P25/ANI5/(KR8)
A3	P70/ANI28/SCK21 /SCL21/KR0	C3	P74/SI01/SDA01 /INTP8/KR4	E3	P10/ANI18/SCK00 /SCL00/(KR0)	G3	P24/ANI4/(KR7)
A4	P75/SCK01/SCL01 /INTP9/KR5	C4	P16/TI01/TO01/INTP5	E4	P11/ANI20/SI00 /SDA00/RxD0 /TOOLRxD/(KR1)	G4	P22/ANI2/(KR5)
A5	P77/INTP11/KR7	C5	P15/ANI24/SCK20 /SCL20/(KR5)	E5	P03/ANI16/SI10 /SDA10/RxD1/(KR3)	G5	P130
A6	P61/SDAA0	C6	P63	E6	P41/ANI30/TI07/TO07	G6	P02/ANI17/SO10/TxD1 /(KR2)
A7	P60/SCLA0	C7	Vss	E7	RESET	G7	P00/TI00/(KR0)
A8	EVDD0	C8	P121/X1	E8	P137/INTP0	G8	P124/XT2/EXCLKS
B1	P50/ANI26 /SI11 /SDA11/INTP1	D1	P13/ANI22/SO20 /TxD2/(KR3)	F1	P150/ANI8	H1	AVss
B2	P72/SO21/KR2	D2	P06/TI06/TO06/KR9	F2	P151/ANI9/(KR6)	H2	P27/ANI7
В3	P73/SO01/KR3	D3	P12/ANI21/SO00 /TxD0/TOOLTxD/(KR2)	F3	P152/ANI10/(KR7)	H3	P26/ANI6/(KR9)
B4	P76/INTP10/KR6	D4	P14/ANI23/SI20/ SDA20/RxD2/(KR4)	F4	P21/ANI1/AVREFM	H4	P23/ANI3/(KR6)
B5	P31/ANI29/TI03/TO03 /INTP4	D5	P42/TI04/TO04	F5	P04/SCK10/SCL10 /(KR4)	H5	P20/ANI0/AVREFP
B6	P62	D6	P40/TOOL0	F6	P43	H6	P141/PCLBUZ1/INTP7
B7	V _{DD}	D7	REGC	F7	P01/TO00/(KR1)	H7	P140/PCLBUZ0/INTP6
B8	EVsso	D8	P122/X2/EXCLK	F8	P123/XT1	H8	P120/ANI19

- Cautions 1. Make EVsso pin the same potential as Vss pin.
 - 2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDD pins and connect the Vss and EVsso pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RL78/G1A **OUTLINE**

1.4 Pin Identification

ANI0 to ANI12, PCLBUZ0, PCLBUZ1: Programmable clock output/buzzer

ANI16 to ANI30: Analog input output

AVDD: REGC: Regulator capacitance Analog power supply

AVss: Analog ground RESET: Reset

AVREFM: A/D converter reference Real-time clock correction clock RTC1HZ:

> potential (- side) input (1 Hz) output

AVREFP: A/D converter reference RxD0 to RxD2: Receive data

> potential (+ side) input SCK00, SCK01, SCK10,

EVDD0: Power supply for port SCK11, SCK20, SCK21: Serial clock input/output

EVsso: Ground for port SCLA0, SCL00, SCL01, EXCLK:

SCL10, SCL11, SCL20, External clock input (main

SCL21: system clock) Serial clock output

EXCLKS: SDAA0, SDA00, SDA01, External clock input

> (subsystem clock) SDA10, SDA11, SDA20,

INTP0 to INTP11: Interrupt Request from SDA21: Serial data input/output

> External SI00, SI01, SI10, SI11,

KR0 to KR9: Key return SI20, SI21: Serial data input

P00 to P06: Port 0 SO00, SO01, SO10,

P10 to P16: Port 1 SO11, SO20, SO21: Serial data output

P20 to P27: Port 2 TI00, TI01, TI03 to TI07: Timer input

P30, P31: Port 3 TO00, TO01,

P40 to P43: Port 4 TO03 to TO07: Timer output

P50, P51: Port 5 TOOL0: Data input/output for tool

P60 to P63: TOOLRxD, TOOLTxD: Port 6 Data input/output for external device


P70 to P77: Port 7 TxD0 to TxD2: Transmit data P120 to P124: Port 12 VDD: Power supply

P130, P137: Port 13 Vss: Ground

P140, P141: Port 14 X1, X2: Crystal oscillator (main system clock) P150 to P154: Port 15 XT1, XT2: Crystal oscillator (subsystem clock)


1.5 Block Diagram

1.5.1 25-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.2 32-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.3 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.4 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.6 Outline of Functions

(1/2)

					(1/2)			
	Item	25-pin	32-pin	48-pin	64-pin			
		R5F10E8x	R5F10EBx	R5F10EGx	R5F10ELx			
Code flash me	emory (KB)	16 to 64	16 to 64	16 to 64	32 to 64			
Data flash me	emory (KB)	4	4	4	4			
RAM (KB)		2 to 4 ^{Note1}	2 to 4 ^{Note1}	2 to 4 ^{Note1}	2 to 4 ^{Note1}			
Address space	e	1 MB						
Main system clock	High-speed system clock High-speed on-chip	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 3.6 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 3.6 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 3.6 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 3.6 V)						
	oscillator	HS (High-speed main) mode : 1 to 32 MHz (VDD = 2.7 to 3.6 V), HS (High-speed main) mode : 1 to 16 MHz (VDD = 2.4 to 3.6 V),						
		LS (Low-speed main) mode : 1 to 8 MHz ($V_{DD} = 2.4$ to 3.6 V),						
		LV (Low-voltage main) r		,,				
Subsystem cl	ock		_	XT1 (crystal) oscillation, clock input (EXCLKS)	•			
Low-speed or	n-chip oscillator	15 kHz (TYP.)						
General-purp	ose register	(8-bit register × 8) × 4 ba	ank					
Minimum inst	ruction execution time	0.03125 μs (High-speed	I on-chip oscillator: f _{IH} = 3	2 MHz operation)				
		0.05 μs (High-speed sys	stem clock: fmx = 20 MHz	operation)				
		$-$ 30.5 μ s (Subsystem clock: fsuB = 32.768 kHz operation)						
Instruction se	t	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 						
I/O port	Total	19	26	42	56			
	CMOS I/O	14 (N-ch O.D. I/O [VDD withstand voltage]: 6)	20 (N-ch O.D. I/O [VDD withstand voltage]: 9)	32 (N-ch O.D. I/O [Vpb withstand voltage]: 11)	46 (N-ch O.D. I/O [Vbb withstand voltage]: 12)			
	CMOS input	3	3	5	5			
	CMOS output	-	-	1	1			
	N-ch open-drain I/O (6 V tolerance)	2	3	4	4			
Timer	16-bit timer		8 cha	innels				
	Watchdog timer		1 ch	annel				
	Real-time clock (RTC)	1 chan	nel ^{Note 2}	1 cha	1 channel			
	12-bit interval timer (IT)		1 ch	annel				
	Timer output	2 channels (PWM output	S: 1 ^{Note 3})	4 channels (PWM outputs: 3 Note 3)	7 channels (PWM outputs: 6 Note 3)			
	RTC output		_	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Notes 1. In the case of the 4 KB, this is about 3 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C))

- **2.** Only the constant-period interrupt function when the low-speed on-chip oscillator clock (f_{IL}) is selected.
- **3.** The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). **(6.9.3 Operation as multiple PWM output function)**.

(2/2)

l to			1		(2/2)	
ITE	em	25-pin	32-pin	48-pin	64-pin	
		R5F10E8x	R5F10EBx	R5F10EGx	R5F10ELx	
Clock output/buzz	zer output	1	2	2	2	
		• 2.44 kHz, 4.88 kHz, 9. 2.5 MHz, 5 MHz, 10 M (Main system clock: fm		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation) 		
8/12-bit resolution	n A/D converter	13 channels	18 channels	24 channels	28 channels	
Serial interface		 Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel [32-pin products] Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus) channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel 				
		Simplified SPI (CSI):	: 2 channels/simplified I ² C	: 2 channels/UART (U	ART supporting LIN-bus): 1	
		channel	· T			
Multiplier and divider/multiply-ad	I ² C bus	channel 1 channel • 16 bits × 16 bits = 32 l • 32 bits ÷ 32 bits = 32 l	1 channel bits (Unsigned or signed)	1 channel	1 channel	
•		channel 1 channel • 16 bits × 16 bits = 32 l • 32 bits ÷ 32 bits = 32 l	1 channel bits (Unsigned or signed) bits (Unsigned)	1 channel		
divider/multiply-ad	ccumulator	channel 1 channel • 16 bits × 16 bits = 32 • 32 bits ÷ 32 bits = 32 • 16 bits × 16 bits + 32	1 channel bits (Unsigned or signed) bits (Unsigned)	1 channel		
divider/multiply-ad	ccumulator	channel 1 channel • 16 bits × 16 bits = 32 • 32 bits ÷ 32 bits = 32 • 16 bits × 16 bits + 32 2 channels	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned of	1 channel	1 channel	
DMA controller Vectored interrup	ccumulator t Internal	channel 1 channel • 16 bits × 16 bits = 32 • 32 bits ÷ 32 bits = 32 • 16 bits × 16 bits + 32 2 channels	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned of	1 channel or signed)	1 channel	
DMA controller Vectored interrup sources	ccumulator t Internal	channel 1 channel • 16 bits × 16 bits = 32 l • 32 bits ÷ 32 bits = 32 l • 16 bits × 16 bits + 32 l 2 channels 24 6 0 ch (4 ch) ^{Note 1} • Reset by RESET pir • Internal reset by wat • Internal reset by volt • Internal reset by volt	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned or signed) 27 6 1 ch (6 ch) ^{Note 1} achdog timer ver-on-reset tage detector gal instruction execution ^{Note} M parity error	1 channel or signed) 27 10 6 ch	27 13	
DMA controller Vectored interrup sources Key interrupt	t Internal External	channel 1 channel 1 channel 1 channel 16 bits × 16 bits = 32 l 32 bits ÷ 32 bits = 32 l 16 bits × 16 bits + 32 l 2 channels 24 6 0 ch (4 ch) ^{Note 1} Reset by RESET pir Internal reset by wat Internal reset by volt Internal reset by reset by RAI Internal reset by illeg Internal reset by illeg Internal reset by illeg	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned or signed) bits = 32 bits (Unsigned or signed) 27 6 1 ch (6 ch) ^{Note 1} achdog timer ever-on-reset tage detector gal instruction execution ^{Note} M parity error gal-memory access 51 V (TYP.)	1 channel or signed) 27 10 6 ch	27 13	
DMA controller Vectored interrup sources Key interrupt Reset	t Internal External	channel 1 channel 1 channel 1 channel 16 bits × 16 bits = 32 l 32 bits ÷ 32 bits = 32 l 16 bits × 16 bits + 32 l 2 channels 24 6 0 ch (4 ch) ^{Note 1} Reset by RESET pir Internal reset by wat Internal reset by volt Internal reset by volt Internal reset by illeg Internal reset by illeg Internal reset by illeg Power-on-reset: 1. Power-down-reset: 1.	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned or signed) bits = 32 bits (Unsigned or signed) 27 6 1 ch (6 ch) ^{Note 1} achdog timer ever-on-reset tage detector gal instruction execution ^{Note} M parity error gal-memory access 51 V (TYP.)	1 channel 27 10 6 ch	27 13	
DMA controller Vectored interrup sources Key interrupt Reset	t Internal External	channel 1 channel 1 channel 1 channel 16 bits × 16 bits = 32 l 32 bits ÷ 32 bits = 32 l 16 bits × 16 bits + 32 l 2 channels 24 6 0 ch (4 ch) ^{Note 1} Reset by RESET pir Internal reset by wat Internal reset by volt Internal reset by volt Internal reset by illeg Internal reset by illeg Internal reset by illeg Power-on-reset: 1. Power-down-reset: 1.	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned or signed) bits = 32 bits (Unsigned or signed) 27 6 1 ch (6 ch) ^{Note 1} or chdog timer ever-on-reset tage detector gal instruction execution ^{Note} mathematical part of the signed of the signed or	1 channel 27 10 6 ch	27 13	
DMA controller Vectored interrup sources Key interrupt Reset Power-on-reset c	t Internal External	channel 1 channel 2 channels 24 6 0 ch (4 ch) ^{Note 1} Reset by RESET pir Internal reset by wat Internal reset by volt Internal reset by volt Internal reset by illeg Internal reset by illeg Power-on-reset: Power-down-reset: Rising edge: Falling edge:	1 channel bits (Unsigned or signed) bits (Unsigned) bits = 32 bits (Unsigned or signed) bits = 32 bits (Unsigned or signed) 27 6 1 ch (6 ch) ^{Note 1} or chdog timer ever-on-reset tage detector gal instruction execution ^{Note} mathematical part of the signed of the signed or	1 channel 27 10 6 ch	27 13	

- **Notes 1.** Can be used by the Peripheral I/O redirection register (PIOR).
 - 2. The illegal instruction is generated when instruction code FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications $TA = -40 \text{ to } +85^{\circ}\text{C}$

R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA R5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANA R5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFB R5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANA

R5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFB R5F10ELCABG, R5F10ELDABG, R5F10ELEABG

G: Industrial applications When $T_A = -40$ to $+105^{\circ}$ C products is used in the range of $T_A = -40$ to $+85^{\circ}$ C

R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EV_{DD0} or EV_{SS0} pin, replace EV_{DD0} with V_{DD}, or replace EV_{SS0} with V_{SS}.

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
	EV _{DD0}		-0.5 to +6.5	V
	AV _{DD}		-0.5 to +4.6	V
	AVREFP		-0.3 to AV _{DD} +0.3 ^{Note 3}	V
	EVsso		-0.5 to +0.3	V
	AVss		-0.5 to +0.3	V
	AVREFM		-0.3 to AV _{DD} +0.3 ^{Note 3} and AV _{REFM} ≤ AV _{REFP}	V
REGC pin input voltage	Virego	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	VII	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	-0.3 to EV _{DD0} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2}	V
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V ₁₄	P20 to P27, P150 to P154	-0.3 to AV _{DD} +0.3 ^{Note 2}	V
Output voltage	Vo ₁	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	-0.3 to EV _{DD0} +0.3 ^{Note 2}	V
	V _{O2}	P20 to P27, P150 to P154	-0.3 to AV _{DD} +0.3 ^{Note 2}	V
Analog input voltage	V _{Al1}	ANI16 to ANI30	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 4}	V
	V _{AI2}	ANI0 to ANI12	-0.3 to AV _{DD} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 4}	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Must be 4.6 V or lower.
 - **4.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AVREF(+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage



Absolute Maximum Ratings ($T_A = 25$ °C) (2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	-40	mA
		Total of all pins -170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	-70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77,	-100	mA
	Iон ₂	Per pin	P20 to P27, P150 to P154	-0.1	mA
		Total of all pins		-1.3	mA
Output current, low	lo _{L1}	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77	100	mA
	lo _{L2}	Per pin	P20 to P27, P150 to P154	0.4	mA
		Total of all pins		6.4	mA
Operating ambient	TA	In normal operation	on mode	-40 to +85	°C
temperature		In flash memory p	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/crystal resonator	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	1.0		20.0	MHz
frequency (fx)Note		$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. See AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

2.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		32	MHz
High-speed on-chip oscillator		−20 to +85 °C	1.8 V ≤ V _{DD} ≤ 3.6 V	-1.0		+1.0	%
clock frequency accuracy			1.6 V ≤ V _{DD} < 1.8 V	-5.0		+5.0	%
		–40 to −20 °C	$1.8~V \leq V_{DD} \leq 3.6~V$	-1.5		+1.5	%
			1.6 V ≤ V _{DD} < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. See AC Characteristics for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV} \text{DD} \le \text{V} \text{DD} \le 3.6 \text{ V}, 1.6 \text{ V} \le \text{EV} \text{DD0} \le \text{V} \text{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV} \text{sso} = 0 \text{ V})$

(1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	1.6 V ≤ EV _{DD0} ≤ 3.6 V			-10.0 ^{Note 2}	mA
		Total of P00 to P04, P40 to P43, P120,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			-10.0	mA
		P130, P140, P141 (When duty ≤ 70% ^{Note 3})	1.8 V ≤ EV _{DD0} < 2.7 V			-5.0	mA
		(when duty ≤ 70%	1.6 V ≤ EV _{DD0} < 1.8 V			-2.5	mA
		Total of P05, P06, P10 to P16, P30,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			-19.0	mA
		P31, P50, P51, P70 to P77, (When duty $\leq 70\%^{\text{Note 3}}$)	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-10.0	mA
			1.6 V ≤ EV _{DD0} < 1.8 V			-5.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \le EV_{DD0} \le 3.6~V$			-29.0	mA
	10н2	Per pin for P20 to P27, P150 to P154	$1.6 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			-0.1 ^{Note 2}	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	1.6 V ≤ AV _{DD} ≤ 3.6 V			-1.3	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DDO}, V_{DD} pins to an output pin.
 - 2. However, do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%.
 The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(loh \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and loh = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141				20.0 ^{Note 2}	mA
		Per pin for P60 to P63				15.0 ^{Note 2}	mA
		Total of P00 to P04, P40 to P43, P120,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			15.0	mA
	P130, P140, P141 (When duty ≤ 70% Note 3)	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA	
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
			$2.7~V \leq EV_{DD0} \leq 3.6~V$			35.0	mA
		P31, P50, P51, P60 to P63, P70 to P77	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		(When duty ≤ 70% ^{Note 3})	1.6 V ≤ EV _{DD0} < 1.8 V			10.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})				50.0	mA
	lo _{L2} Per pin for P20 to P27, P150	Per pin for P20 to P27, P150 to P154				0.4 ^{Note 2}	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \le AV_{DD} \le 3.6~V$			5.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso and Vss pin.

- 2. However, do not exceed the total current value.
- 3. Specification under conditions where the duty factor ≤ 70%.
 The output current value that has changed to the duty factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(loL \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and loL = 10.0 mA Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

0

0

0

 $0.3AV_{DD}$

0.3EVDD0

 $0.2 V_{\text{DD}}$

٧

٧

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AV_{DD} \le V_{DD} \le 3.6 \text{ V}, 1.6 \text{ V} \le EV_{DD0} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = EV_{SS0} = 0 \text{ V})$ (3/5)Items Symbol TYP. MAX. Unit Conditions Input voltage, V_{IH1} P00 to P06, P10 to P16, P30, P31, Normal input buffer 0.8EVDD0 EV_{DD0} ٧ P40 to P43, P50, P51, P70 to P77, high P120, P140, P141 $V_{\text{IH}2}$ P01, P03, P04, P10, P11, TTL input buffer 2.0 EV_{DD0} ٧ $3.3~V \leq EV_{DD0} \leq 3.6~V$ P13 to P16, P43 TTL input buffer 1.5 EV_{DD0} ٧ $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$ V_{IH3} P20 to P27, P150 to P154 0.7AVDD AV_DD V V_{IH4} P60 to P63 0.7EVDD0 V 6.0 $V_{\rm IH5}$ P121 to P124, P137, EXCLK, EXCLKS, RESET $0.8 V_{\text{DD}}$ V_{DD} Input voltage, low V_{IL1} P00 to P06, P10 to P16, P30, P31, Normal input buffer 0 0.2EVDD0 V P40 to P43, P50, P51, P70 to P77, P120, P140, P141 V_{IL2} P01, P03, P04, P10, P11, TTL input buffer 0 0.5 ٧ P13 to P16, P43 $3.3~V \leq EV_{DD0} \leq 3.6~V$ TTL input buffer 0 0.32 ٧ $1.6~V \leq EV_{DD0} < 3.3~V$

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 is EV_{DD0}, even in the N-ch open-drain mode.

P121 to P124, P137, EXCLK, EXCLKS, RESET

P20 to P27, P150 to P154

P60 to P63

VIL3

 V_{IL4}

V_{IL5}

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AV_{DD} \le V_{DD} \le 3.6 \text{ V}, 1.6 \text{ V} \le EV_{DD0} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = EV_{SS0} = 0 \text{ V})$ (4/5)Symbol Conditions MIN. TYP. MAX. Unit Items P00 to P06, P10 to P16, P30, P31, Output voltage, V_{OH1} $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ EVDD0 -٧ P40 to P43, P50, P51, P70 to P77, $I_{OH1} = -2.0 \text{ mA}$ high 0.6 P120, P130, P140, P141 $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ EV_{DD0} -٧ $I_{OH1} = -1.5 \text{ mA}$ 0.5 $1.6~V \leq EV_{DD0} \leq 3.6~V,$ EVDD0 -V $I_{OH1} = -1.0 \text{ mA}$ 0.5 P20 to P27, P150 to P154 $1.6 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V},$ ٧ V_{OH2} AVDD - $I_{OH2} = -100 \mu A$ 0.5 V_{OL1} $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ V Output voltage, P00 to P06, P10 to P16, P30, P31, 0.6 P40 to P43, P50, P51, P70 to P77, low $I_{OL1} = 3.0 \text{ mA}$ P120, P130, P140, P141 $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ 0.4 ٧ lo_{L1} = 1.5 mA $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ 0.4 lol1 = 0.6 mA $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ ٧ 0.4 $l_{OL1} = 0.3 \text{ mA}$ $1.6~V \leq AV_{DD} \leq 3.6~V,$ V_{OL2} ٧ P20 to P27, P150 to P154 0.4 $I_{OL2} = 400 \mu A$ $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ Vol3 P60 to P63 V 0.4 lol3 = 3.0 mA $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ 0.4 V lol3 = 2.0 mA $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ ٧ 0.4

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

IoL3 = 1.0 mA

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AV_{DD} \le V_{DD} \le 3.6 \text{ V}, 1.6 \text{ V} \le EV_{DD0} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = EV_{SS0} = 0 \text{ V})$ (5/5)Items Symbol Conditions TYP. MAX. Unit Input leakage I_{LIH1} P00 to P06, P10 to P16, P30, $V_I = EV_{DD0}$ μΑ current, high P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P140, P141 ILIH2 P137, RESET $V_{\text{I}} = V_{\text{DD}}$ μΑ Інз P121 to P124 $V_{I} = V_{DD}$ In input port or μΑ (X1, X2, XT1, XT2, EXCLK, external clock EXCLKS) input In resonator 10 μΑ connection I_{LIH4} P20 to P27, P150 to P154 $V_I = AV_{DD}$ μΑ Vı = EVsso Input leakage ILIL1 P00 to P06, P10 to P16, -1 μΑ current, low P30, P31, P40 to P43, P50, P51, P60 to P67, P70 to P77, P120, P140, P141 I_{LIL2} P137, RESET Vı = Vss -1 μΑ I_{LIL3} P121 to P124 $V_{I} = V_{SS}$ In input port or -1 μΑ (X1, X2, XT1, XT2, EXCLK, external clock EXCLKS) input In resonator -10 μΑ connection ILIL4 P20 to P27, P150 to P154 $V_I = AV_{SS}$ -1 μΑ Rυ P00 to P06, P10 to P16, P30, VI = EVsso, In input port 10 100 On-chip pull-up 20 kΩ resistance P31, P40 to P43, P50, P51,

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

P70 to P77, P120, P140, P141

2.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Un		
Supply current ^{Note 1}	I _{DD1}	Operating mode	HS (high-speed main) mode ^{Note 5}	f _{IH} = 32 MHz ^{Note 3}	Basic operation	V _{DD} = 3.0 V		2.1		m/		
					Normal operation	V _{DD} = 3.0 V		4.6	7.0	m/		
				f _{IH} = 24 MHz ^{Note 3}	Normal operation	V _{DD} = 3.0 V		3.7	5.5	m/		
				fih = 16 MHz ^{Note 3}	Normal operation	VDD = 3.0 V		2.7	4.0	m/		
			LS (low-speed	fih = 8 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.8	m/		
			main) mode ^{Note 5}		operation	$V_{DD} = 2.0 \text{ V}$		1.2	1.8			
			LV (Low-voltage	fih = 4 MHz ^{Note 3}	Normal	$V_{DD} = 3.0 \text{ V}$		1.2	1.7	m		
		main) mode ^{Note 5}		operation	$V_{DD} = 2.0 \text{ V}$		1.2	1.7				
			HS (high-speed main) mode ^{Note 5}	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.0	4.6	m.		
					Resonator connection		3.2	4.8				
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	2.7	m		
					Resonator connection		1.9	2.7				
				LS (low-speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	m	
						Resonator connection		1.1	1.7			
						$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	m
						Resonator connection		1.1	1.7			
			Subsystem clock mode	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = -40^{\circ}\text{C}$	Resonator	Square wave input		4.1	4.9	μ		
						connection		4.2	5.0			
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +25^{\circ}\text{C}$	Normal operation	Square wave input		4.2	4.9	μ		
				Note of		Resonator		4.3	5.0			
				fsub = 32.768 kHz ^{Note 4} TA = +50°C	Normal operation	Square wave input		4.3	5.5	μ		
				A SO TO LLE Note 4		Resonator		4.4	5.6			
				$f_{SUB} = 32.768 \text{ kHz}^{Note 4}$ $T_A = +70^{\circ}\text{C}$	Normal operation	Square wave input		4.5	6.3	μ		
				f 00 700 LL Note 4	Norma	Resonator		4.6	6.4			
				fsub = 32.768 kHz ^{Note 4} T _A = +85°C	Normal operation	Square wave input		4.8	7.7	μ		
						Resonator connection		4.9	7.8			

(Notes and Remarks are listed on the next page.)

<R>

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1)
- **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}@1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (Low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}@1 \text{ MHz}$ to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$ (2/3)

(1A = -40 to	, +03 C,	1.0 V 2 L V	7 DD0 ≤ 7 DD ≤ 3.0 V	7, VSS = EVSS0 = U V)					(2/3)
Parameter	Symbol	Conditions					TYP.	MAX.	Unit
Supply current ^{Note 1}	I _{DD2} Note 2	HALT	HS (high-speed main) mode ^{Note 7}	f _{IH} = 32 MHz ^{Note 4}	V _{DD} = 3.0 V		0.54	1.63	mA
	current ^{Note 1}	mode		f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.44	1.28	mA
				f _{IH} = 16 MHz ^{Note 4}	V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-speed main) mode ^{Note 7}	fıн = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		270	530	μΑ
					V _{DD} = 2.0 V		270	530	
			LV (Low-voltage main) mode ^{Note 7}	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		435	640	μА
					V _{DD} = 2.0 V		435	640	
		HS (high-speed	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA	
			main) mode ^{Note 7}	VDD = 3.0 V	Resonator connection		0.45	1.17	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		0.19	0.60	mA
					Resonator connection		0.26	0.67	
			LS (low-speed main) mode ^{Note 7}	$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		95	330	μΑ
					Resonator connection		145	380	
				$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 2.0 \text{ V}$	Square wave input		95	330	μΑ
					Resonator connection		145	380	
			Subsystem clock mode	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}}$ $T_{A} = -40^{\circ}\text{C}$	Square wave input		0.25	0.57	μΑ
					Resonator connection		0.44	0.76	
				fsub = 32.768 kHz ^{Note 5} Ta = +25°C	Square wave input		0.30	0.57	μА
					Resonator connection		0.49	0.76	
				fsub = 32.768 kHz ^{Note 5} Ta = +50°C	Square wave input		0.38	1.17	μΑ
					Resonator connection		0.57	1.36	
				fsub = 32.768 kHz ^{Note 5} T _A = +70°C	Square wave input		0.52	1.97	μΑ
					Resonator connection		0.71	2.16	
				fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.97	3.37	μΑ
				T _A = +85°C	Resonator connection		1.16	3.56	
	I _{DD3} Note 6	STOP mode ^{Note 8}	$T_A = -40^{\circ}C$				0.16	0.50	μΑ
			$T_A = +25^{\circ}C$				0.23	0.50	
			$T_A = +50^{\circ}C$				0.34	1.10	_
			T _A = +70°C				0.46	1.90	_
			T _A = +85°C				0.75	3.30	

(Notes and Remarks are listed on the next page.)

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-downresistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- **6.** When subsystem clock is stopped.
- **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4~V \leq V_{DD} \leq 3.6~V@1~MHz$ to 16 MHz

LS (low-speed main) mode: 1.8 $V \le V_{DD} < 3.6 V@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: 1.6 $V \le V_{DD} \le 3.6 V@1 \text{ MHz}$ to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$

$(T_A = -40 \text{ to } +85^{\circ}\text{C})$, 1.6 V ≤ EVDD	$00 \le V_{DD} \le 3.6 V$,	Vss = EVsso = 0 V)				(3/3)
Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Low-speed on-chip oscillator operating current	FIL ^{Note 1}				0.20		μΑ
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operating current	I _{IT} Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz					μΑ
A/D converter operating current	ADC Notes 6, 7	AVDD = 3.0 V, W	hen conversion at maximum speed		420	720	μΑ
AV _{REF(+)} current	_{AVREF} Note 8	AV _{DD} = 3.0 V, A[DREFP1 = 0, ADREFP0 = 0 ^{Note 7}		14.0	25.0	μА
		AVREFP = 3.0 V, A		14.0	25.0	μΑ	
		ADREFP1 = 1, A		14.0	25.0	μА	
A/D converter reference voltage current	ADREF Notes 1, 9	V _{DD} = 3.0 V			75.0		μА
Temperature sensor operating current	_{TMP} Note 1	V _{DD} = 3.0 V			75.0		μА
LVD operating current	I _{LVD} Notes 1, 11				0.08		μΑ
BGO operating current	I _{BGO} Notes 1, 12				2.5	12.2	mA
Self-programming operating current	IFSP ^{Notes 1, 13}				2.5	12.2	mA
SNOOZE operating	Isnoz	A/D converter operation (AVDD = 3.0 V)	The mode is performed ^{Notes 1, 14}		0.50	0.60	mA
current			During A/D conversionNote 1		0.60	0.75	mA
			During A/D conversionNote 7		420	720	μА
		Simplified SPI (C		0.70	0.84	mA	

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to VDD.

- 2. When high-speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer is in operation.
- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing to the AVDD.
- 8. Current flowing from the reference voltage source of A/D converter.
- 9. Operation current flowing to the internal reference voltage.
- 10. Current flowing to the AVREFP.
- **11.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 12. Current flowing only during data flash rewrite.
- 13. Current flowing only during self programming.
- Remarks 1. fil.: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$

2.4 AC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, AV_{DD} \le V_{DD} \le 3.6 \text{ V}, 1.6 \text{ V} \le EV_{DD0} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = EV_{SS0} = 0 \text{ V})$

(TA = -40 to +85°C, AVDD Items	Symbol	,	Cond		•	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system clock (f _{MAIN}) operation	HS (high-spee main) mode	peed	$2.7~V \leq V_{DD} \leq 3.6~V$	0.03125		1	μS
instruction execution time)				ode	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-sp main) mod		$1.8~V \leq V_{DD} \leq 3.6~V$	0.125		1	μS
			LV (low-vo	•	$1.6~V \leq V_{DD} \leq 3.6~V$	0.25		1	μS
		Subsystem clock (fsub) operation		$1.8~V \leq V_{DD} \leq 3.6~V$	28.5	30.5	31.3	μS	
	In the self programm mode				$2.7~V \leq V_{DD} \leq 3.6~V$	0.03125		1	μS
		programming mode	main) mod	de	$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
		mode	LS (low-sp main) mod		$1.8~V \leq V_{DD} \leq 3.6~V$	0.125		1	μS
			LV (low-vo	•	$1.6~V \le V_{DD} \le 3.6~V$	0.25		1	μS
External system clock	fex	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$				1.0		20.0	MHz
frequency		$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$				1.0		16.0	MHz
		1.8 V ≤ V _{DD} < 2.4 V				1.0		8.0	MHz
		1.6 V ≤ V _{DD} < 1.8 V				1.0		4.0	MHz
	fexs					32		35	kHz
External system clock input	t texh, texl	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$			24			ns	
high-level width, low-level width		$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$			30			ns	
Width		$1.8~V \le V_{DD} < 2.4~V$			60			ns	
		1.6 V ≤ V _{DD} < 1.8 V			120			ns	
	texhs, texhs	3							μS
TI00, TI01, TI03 to TI07 input high-level width, low-level width	tтін, tті∟					1/fмск+10			ns ^{Note}
TO00, TO01, TO03 to	fто	HS (high-speed main) mode LS (low-speed main) mode		2.7 V	\leq EV _{DD0} \leq 3.6 V			8	MHz
TO07 output frequency				1.8 V	≤ EV _{DD0} < 2.7 V			4	MHz
				1.6 V	≤ EV _{DD0} < 1.8 V			2	MHz
				$1.8~V \leq EV_{DD0} \leq 3.6~V$				4	MHz
				1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
		LV (low-voltage main) mode		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$				2	MHz
DOLDLIZO DOLDLIZA									
PCLBUZ0, PCLBUZ1	f _{PCL}	HS (high-spec	ed main)	2.7 V	≤ EV _{DD0} ≤ 3.6 V			8	MHz
output frequency	f _{PCL}		ed main)		\leq EV _{DD0} \leq 3.6 V \leq EV _{DD0} $<$ 2.7 V			8	MHz MHz
*	fPCL	HS (high-spec	ed main)	1.8 V					
•	fPCL	HS (high-speed mode	-	1.8 V 1.6 V	\leq EV _{DD0} $<$ 2.7 V			4	MHz
•	fpcL	HS (high-speemode	-	1.8 V 1.6 V 1.8 V	≤ EV _{DD0} < 2.7 V ≤ EV _{DD0} < 1.8 V			4 2	MHz MHz
•	fPCL	HS (high-speed mode) LS (low-speed mode) LV (low-voltage)	d main)	1.8 V 1.6 V 1.8 V 1.6 V	\leq EV _{DD0} $<$ 2.7 V \leq EV _{DD0} $<$ 1.8 V \leq EV _{DD0} \leq 3.6 V			4 2 4	MHz MHz MHz
•	fPCL	HS (high-speed mode	d main)	1.8 V 1.6 V 1.8 V 1.6 V	≤ EV _{DD0} < 2.7 V ≤ EV _{DD0} < 1.8 V ≤ EV _{DD0} ≤ 3.6 V ≤ EV _{DD0} < 1.8 V			4 2 4 2	MHz MHz MHz MHz
output frequency Interrupt input high-level	fpcl tinth, tintl	HS (high-speed mode) LS (low-speed mode) LV (low-voltage)	d main)	1.8 V 1.6 V 1.8 V 1.6 V 1.8 V	≤ EVDDO < 2.7 V ≤ EVDDO < 1.8 V ≤ EVDDO ≤ 3.6 V ≤ EVDDO < 1.8 V ≤ EVDDO ≤ 3.6 V	1		4 2 4 2 4	MHz MHz MHz MHz MHz
output frequency		HS (high-speed mode LS (low-speed mode LV (low-voltage mode)	d main)	1.8 V 1.6 V 1.8 V 1.6 V 1.6 V 1.6 V	\leq EVDDO < 2.7 V \leq EVDDO < 1.8 V \leq EVDDO \leq 3.6 V \leq EVDDO < 1.8 V \leq EVDDO < 3.6 V	1 1		4 2 4 2 4	MHz MHz MHz MHz MHz
Interrupt input high-level width, low-level width Key interrupt input high-level width, low-level width, low-level		HS (high-speed mode) LS (low-speed mode) LV (low-voltag mode) INTP0	d main)	1.8 V 1.6 V 1.8 V 1.6 V 1.6 V 1.6 V 1.6 V 1.6 V	\leq EVDDO < 2.7 V \leq EVDDO < 1.8 V \leq EVDDO \leq 3.6 V \leq EVDDO < 1.8 V \leq EVDDO \leq 3.6 V \leq EVDDO < 1.8 V \leq EVDDO < 1.8 V			4 2 4 2 4	MHz MHz MHz MHz MHz MHz
Interrupt input high-level width, low-level width Key interrupt input	tinth, tintl	HS (high-speed mode LS (low-speed mode LV (low-voltag mode INTP0 INTP1 to INTE	d main)	1.8 V 1.6 V 1.8 V 1.6 V 1.6 V 1.6 V 1.6 V 1.8 V 1.8 V 1.6 V	\leq EVDDO < 2.7 V \leq EVDDO < 1.8 V \leq EVDDO \leq 3.6 V \leq EVDDO < 1.8 V \leq EVDDO \leq 3.6 V \leq EVDDO < 1.8 V \leq EVDDO < 1.8 V \leq EVDDO < 3.6 V \leq EVDDO \leq 3.6 V \leq EVDDO \leq 3.6 V	1		4 2 4 2 4	MHz MHz MHz MHz MHz MHz MHz MHz

(Note and Remark are listed on the next page.)



Note The following conditions are required for low-voltage interface when EVDDO < VDD.


 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V} : \text{MIN. } 125 \text{ ns}$ $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V} : \text{MIN. } 250 \text{ ns}$

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation

Tcy vs Vdd (HS (high-speed main) mode)




Tcy vs Vdd (LS (low-speed main) mode)




- When the high-speed on-chip oscillator clock is selected
- --- During self programming
- --- When high-speed system clock is selected

Tcy vs Vdd (LV (low-voltage main) mode)




- When the high-speed on-chip oscillator clock is selected
- --- During self programming
- --- When high-speed system clock is selected


AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 3.6 V, Vss = EVss0 = 0 V)

Parameter	Symbol	Conditions	HS	Note 1	LS'	Note 2	LV ^{Note 3}		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rateNote 4		$2.4 \text{ V} \le \text{EV}_{DD} \le 3.6 \text{ V}$		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk ^{Note 6}		5.3 ^{Note 5}		1.3		0.6	Mbps
		1.8 V ≤ EV _{DD} ≤ 3.6 V		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk ^{Note 6}		5.3 ^{Note 5}		1.3		0.6	Mbps
		$1.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.6 \text{ V}$		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note \ 6}$		5.3 ^{Note 5}		1.3 ^{Note 5}		0.6	Mbps
		1.6 V ≤ EV _{DD} ≤ 3.6 V		=		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 6		=		1.3 ^{Note 5}		0.6	Mbps

Notes 1. HS is condition of HS (high-speed main) mode.

- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- 4. Transfer rate in the SNOOZE mode is 4800 bps.
- **5.** The following conditions are required for low-voltage interface when $EV_{DD0} < V_{DD}$.

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$

 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$


 $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V} : \text{MAX. } 0.6 \text{ Mbps}$

6. fclk in each operating mode is as below.


HS (high-speed main) mode: fclk = 32 MHz LS (low-speed main) mode: fclk = 8 MHz LV (low-voltage main) mode: fclk = 4 MHz

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10, 11))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS'	HS ^{Note 1}		LS ^{Note 2}		LV ^{Note 3}		
					MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	tkcY1	$2.7~V \leq EV_{DD} \leq 3.6~V$	tkcy1 ≥ 2/fcLk	83.3		250		500		ns	
SCKp high-/low-level width	tĸнı,	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 3.6 \text{ V}$,	tkcy1/2		tkcy1/2		tkcy1/2		ns	
	t _{KL1}			-10		-50		-50			
SIp setup time (to SCKp↑)Note 4	tsıĸ1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.6 \text{ V}$,	33		110		110		ns	
SIp hold time (from SCKp↑)Note 4	tksi1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.6 \text{ V}$,	10		10		10		ns	
Delay time from SCKp↓ to SOp output ^{Note 5}	tkso1	C = 20 pF ^{Note 6}			10		10		10	ns	

- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 6. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)

2. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00))

(3) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions	5	HS ¹	Note 1	LS ^{Note 2}		LV ^{Note 3}		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	tkcy1 ≥ 4/fclk	125		500		1000		ns
		2.4 V ≤ EV _{DD0} ≤ 3.6 V	tkcy1 ≥ 4/fclk	250		500		1000		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	tkcy1 ≥ 4/fclk	500		500		1000		ns
		$1.7~V \leq EV_{DD0} \leq 3.6~V$	tkcy1 ≥ 4/fclk	1000		1000		1000		ns
		$1.6~V \leq EV_{DD0} \leq 3.6~V$	tkcy1 ≥ 4/fclk	_		1000		1000		ns
SCKp high-/low-level width	tkH2,	2.7 V ≤ EV _{DD0} ≤ 3.6 V		tксү2/2 -18		tксү2/2 -50		tксү2/2 -50		ns
		2.4 V ≤ EVDD0 ≤ 3.6 V		tксү2/2 -38		tксү2/2 -50		tксү2/2 -50		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V		tксү2/2 -50		tксү2/2 -50		tксү2/2 -50		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		tксү2/2 -100		tксү2/2 -100		tксү2/2 -100		ns
		1.6 V ≤ EVDD0 ≤ 3.6 V		-		tксү2/2 -100		tксү2/2 -100		ns
SIp setup time	tsık2	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$		44		110		110		ns
(to SCKp↑)Note 4		2.4 V ≤ EV _{DD0} ≤ 3.6 V		75		110		110		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V		110		110		110		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		220		220		220		ns
		1.6 V ≤ EV _{DD0} ≤ 3.6 V		_		220		220		ns
SIp hold time	t _{KSI2}	$1.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 3.6~\text{V}$		19		19		19		ns
(from SCKp↑)Note 4		$1.6~V \leq EV_{DD} \leq 3.6~V$		_		19		19		ns
Delay time from SCKp \downarrow	tkso2	$1.7~V \leq EV_{DD} \leq 3.6~V$	$C = 30 pF^{Note 6}$		25		25		25	ns
to SOp outputNote 5		$1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.6 \text{ V}$	$C = 30 pF^{Note 6}$		_		25		25	ns

- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 6. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1)



(4) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 3.6 V, Vss = EVss0 = 0 V)

Parameter	Symbol	С	ondition	ns	HS ^t	Note 1	LS ^N	lote 2	LV	lote 3	Unit
				_	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle timeNote 4	tkcy2	2.7 V ≤ EV _{DD0} ≤	3.6 V	16 MHz < fмск	8/fмск		=		-		ns
				fмск ≤ 16 MHz	6/ƒмск		6/ƒмск		6/ƒмск		ns
		2.4 V ≤ EV _{DD0} ≤	3.6 V		6/fмск		6/fмск		6/fмск		ns
					and 500ns		and 500ns		and 500ns		
		1.8 V ≤ EV _{DD0} ≤	3.6 V		6/fмск		6/ƒмск		6/fмск		ns
					and		and		and		
					750ns		750ns		750ns		
		1.7 V ≤ EV _{DD0} ≤	3.6 V		6/fмск and		6/fмск and		6/fмск and		ns
					1500ns		1500ns		1500ns		
		1.6 V ≤ EV _{DD0} ≤	3.6 V		_		6/fмск		6/fмск		ns
							and		and		
							1500ns		1500ns		
SCKp high-/low-level width	tкн2, tкL2	2.7 V ≤ EV _{DD} ≤	3.6 V		tксү2/2 -8		tксү2/2 -8		tксү2/2 -8		ns
Width	INLE	1.8 V ≤ EV _{DD0} ≤	36 V		tkcy2/2		tkcy2/2		tkcy2/2		ns
		1.0 1 = 2 1000	0.0 1		-18		-18		-18		110
		1.7 V ≤ EV _{DD0} ≤	3.6 V		tkcy2/2		tkcy2/2		tkcy2/2		ns
					-66		-66		-66		
		1.6 V ≤ EV _{DD0} ≤	3.6 V		=		tkcy2/2		tксү2/2 -66		ns
Slp setup time	tsik2	2.7 V ≤ EV _{DD0} ≤	261/		1/ƒмск		-66 1/fмск		-оо 1/fмск		ns
(to SCKp↑) ^{Note 5}	LSIK2	2.7 V ≥ E V DD0 ≥	3.0 V		+20		+30		+30		115
. , ,		1.8 V ≤ EV _{DD0} ≤	3.6 V		1/ƒмск		1/fмск		1/ƒмск		ns
					+30		+30		+30		
		1.7 V ≤ EV _{DD0} ≤	3.6 V		1/fмск		1/f _{MCK}		1/f _{MCK}		ns
		4.0.1/			+40		+40		+40		
		1.6 V ≤ EV _{DD0} ≤	3.6 V		_		1/fмск +40		1/fмск +40		ns
Slp hold time	t _{KSI2}	1.8 V ≤ EV _{DD0} ≤	3.6 V		1/ƒмск		1/fмск		1/fмск		ns
(from SCKp↑)Note 5					+31		+31		+31		
		1.7 V ≤ EV _{DD0} ≤	3.6 V		1/fмск+		1/fмск+		1/fмск+		ns
					250		250		250		
		1.6 V ≤ EV _{DD0} ≤	3.6 V		_		1/fмск+ 250		1/fмск+ 250		ns
Delay time from SCKp↓	tkso2	C = 30 pF ^{Note 7}	271/	≤ EV _{DD0} ≤ 3.6 V		2/fмск	230	2/fмск	250	2/fмск	ne
to SOp outputNote 6	IKSU2	υ = 30 μг	Z./ V	≥ L V		2/IMCK +44		±110		±110	ns
• •			2.4 V	≤ EV _{DD0} ≤ 3.6 V		2/fмск		2/fмск		2/fмск	ns
						+75		+110		+110	
			1.8 V	$\leq EV_{DD0} \leq 3.6 V$		2/fмск		2/fмск		2/fмск	ns
						+110		+110		+110	
			1.7 V	≤ EV _{DD0} ≤ 3.6 V		2/fмск +220		2/fмск +220		2/fмск +220	ns
			1.6 V	≤ EV _{DD0} ≤ 3.6 V		-		2/fмcк		2/fмcк	ns
			1.5 V	V DD0 _ O.O V				+220		+220	113

(Note, Caution and Remark are listed on the next page.)




- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 7. C is the load capacitance of the SOp output lines.


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1)
 - fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10, 11))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(5) During communication at same potential (simplified I^2C mode) (1/2) (TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 3.6 V, Vss = EVSS0 = 0 V)

Parameter	Symbol	Conditions	HS	Note 1	LS ^N	lote 2	LV	lote 3	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		1000 ^{Note}		400 ^{Note}		400 ^{Note}	kHz
		$1.8~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$		400 ^{Note 4}		400 ^{Note}		400 ^{Note}	kHz
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		300 ^{Note 4}		300 ^{Note}		300 ^{Note}	kHz
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		250 ^{Note 4}		250 ^{Note} 4		250 ^{Note} 4	kHz
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		=		250 ^{Note} 4		250 ^{Note} 4	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	1150		1150		1150		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1550		1550		1550		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1850		1850		1850		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	475		1150		1150		ns
		$1.8~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	1150		1150		1150		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1550		1550		1550		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1850		1850		1850		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	-		1850		1850		ns
Data setup time (reception)	tsu:dat	$2.7~V \leq \text{EV}_{\text{DD0}} \leq 3.6~V,$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$	1/fmck + 85 ^{Note 5}		1/fмск + 145 ^{Note 5}		1/fмск + 145 ^{Note 5}		ns
		$1.8~V \leq \text{EV}_{\text{DD}} \leq 3.6~V,$ $C_{\text{b}} = 100~\text{pF},~R_{\text{b}} = 3~\text{k}\Omega$	1/fмск + 145 ^{Note 5}		1/fмск + 145 ^{Note 5}		1/fмск + 145 ^{Note 5}		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fмск+ 230 ^{Note 5}		1/f _{MCK} + 230 ^{Note 5}		1/fмск+ 230 ^{Note 5}		ns
		$1.7~V \leq EV_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 290 ^{Note 5}		1/fmck + 290 ^{Note 5}		1/f _{MCK} + 290 ^{Note 5}		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	=		1/fmck + 290 ^{Note 5}		1/f _{MCK} + 290 ^{Note 5}		ns

(Notes, Caution and Remarks are listed on the next page.)

(5) During communication at same potential (simplified I²C mode) (2/2)


$(T_A = -40 \text{ to } +85^{\circ}C)$	$1.6~V \leq EV_{DD0} \leq V_{DD} \leq 3.6~V,$	Vss = EVsso = 0 V)
--	---	--------------------

Parameter	Symbol	Conditions	HS ^t	Note 1	LS ^N	lote 2	LV	Note 3	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	0	305	0	305	0	305	ns
		$1.8 \ V \leq EV_{DD0} \leq 3.6 \ V,$ $C_b = 100 \ pF, \ R_b = 3 \ k\Omega$	0	355	0	355	0	355	ns
		1.8 V \leq EV _{DD0} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}Ω$	0	405	0	405	0	405	ns
		$1.6 \ V \le EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_	_	0	405	0	405	ns


- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. The value must also be fclk/4 or lower.
 - 5. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (Vpb tolerance (When 25- to 48-pin products)/EVpb tolerance (When 64-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance
 - 2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1), h: POM number (h = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number, mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol		Conditions		HS	Note 1	LS ^I	Note 2	LV ^{Note 3}		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer		Reception	$2.7~V \leq EV_{DD0} \leq 3.6~V,$			fмск/6		fмск/6		fмск/6	bps
rate ^{Note 4}			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fmck = fclk Note 7		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$			fмск/6		fмск/6		fмск/6	bps
			$1.6~V \leq V_b \leq 2.0~V^{\text{Note 5}}$	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 7}$		5.3 Note 6		1.3		0.6	Mbps

- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode is 4800 bps.
 - 5. Use it with EVDD0≥Vb.
 - **6.** The following conditions are required for low-voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 2.6 Mbps $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

7. fclk in each operating mode is as below.

HS (high-speed main) mode: fclk = 32 MHz

LS (low-speed main) mode: $f_{CLK} = 8 \text{ MHz}$ LV (low-voltage main) mode: $f_{CLK} = 4 \text{ MHz}$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol		Conditions		HS ^{Note 1}		LSNote 2		LV ^{Note 3}		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer		Transmission	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V},$			Note 4		Note 4		Note 4	bps
rate			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, \\ V_b = 2.3 \text{ V}$		1.2 Note 5		1.2 Note 5		1.2 Note 5	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$			Note 7		Note 7		Note 7	bps
			$1.6~V \leq V_b \leq 2.0~V^{\text{Note 6}}$	Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 5.5$ k Ω , $V_b = 1.6$ V		0.43 Note 8		0.43 Note 8		0.43 Note 8	Mbps

Notes 1. HS is condition of HS (high-speed main) mode.

- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- **4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV $_{DD0} \leq$ 3.6 V and 2.3 V \leq V $_{b} \leq$ 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln \ (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \text{In} \}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. See Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- **6.** Use it with $EV_{DD0} \ge V_b$.
- 7. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. See **Note 7** above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- **Remarks 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance,
 - C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

 fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

(7) Communication at different potential (2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS ^N	ote 1	LS ^{Note 2}		LV ^{No}	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	$\begin{split} 2.7 \ V &\leq EV_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 20 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	tксү1 ≥ 2/f cLK	300		1150		1150		ns
SCKp high-level width	t _{KH1}	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, 2.3 \text{ V}$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	$^{\prime}$ \leq V_b \leq 2.7 V ,	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
SCKp low-level width	t _{KL1}	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, 2.3 \text{ V}$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	$^{\prime}$ \leq V_b \leq 2.7 V ,	tксү1/2 – 10		tксү1/2 — 50		tксү1/2 — 50		ns
SIp setup time (to SCKp↑) ^{Note 4}	tsik1	$2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, 2.3 \text{ V}$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	$^{\prime}$ \leq V_b \leq 2.7 V ,	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 4}	tksi1	$2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, 2.3 \text{ V}$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	$^{\prime}$ \leq V_b \leq 2.7 V ,	10		10		10		ns
Delay time from SCKp↓ to SOp outputNote 4	tkso1	$2.7 \ V \leq EV_{DD0} \leq 3.6 \ V, \ 2.3 \ V$ $C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega$	$^{\prime} \leq V_b \leq 2.7 \ V,$		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 5}	tsik1	$2.7 \ V \leq EV_{DD0} \leq 3.6 \ V, \ 2.3 \ V$ $C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega$	$^{\prime}$ \leq V_b \leq 2.7 V ,	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 5}	tksi1	$2.7 \ V \leq EV_{DD0} \leq 3.6 \ V, \ 2.3 \ V$ $C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega$	$V \le V_b \le 2.7 V$,	10		10		10		ns
Delay time from SCKp↑ to SOp outputNote 5	tkso1	$2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, 2.3 \text{ V}$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	$V \le V_b \le 2.7 V$,		10		10		10	ns

Notes 1. HS is condition of HS (high-speed main) mode.

- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 5. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remarks 1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)

(8) Communication at different potential (1.8V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS ^N	ote 1	LS ^{Note 2}		LV ^{Note 3}		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	tkcy1 ≥ 4/fclk	500		1150		1150		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 4}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	tkcy1 ≥ 4/fclk	1150		1150		1150		ns
SCKp high-level width	tкн1	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega$	$\leq V_b \leq 2.7 V$,	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$\begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \; 1.6 \; V \leq \\ 4, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	$\leq V_b \leq 2.0~V^{\text{Note}}$	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
SCKp low-level width	t _{KL1}	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega$	$\leq V_b \leq 2.7 V$,	tксү1/2 – 18		tксү1/2 — 50		tксү1/2 — 50		ns
		$\begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \; 1.6 \; V \leq \\ 4, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	$\leq V_b \leq 2.0 \text{ V}^{\text{Note}}$	tксү1/2 — 50		tксү1/2 – 50		tксү1/2 – 50		ns

- Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - **4.** Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remarks 1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - **3.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS	Note 1	LS ^t	Note 2	LV	Note 3	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑)Note 4	tsıĸ1	$ \begin{array}{l} 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	177		479		479		ns
		$\label{eq:control_loss} \begin{array}{ l c c c }\hline 1.8 \ V \leq E \ V_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\mbox{Note}} \\ 6, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		479		ns
SIp hold time (from SCKp↑) ^{Note 4}	t _{KSI1}	$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$ \begin{cases} 1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note}} \\ 6, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{cases} $	19		19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	t KSO1	$ \begin{array}{l} 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		195		195		195	ns
		$ \begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note}} \\ \text{6}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{array} $		483		483		483	ns
SIp setup time (to SCKp↓) ^{Note 5}	tsıĸı	$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	44		110		110		ns
		$ \begin{array}{ c c c c c } \hline 1.8 \ V \leq E V_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\mbox{Note}} \\ \hline 6, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ k\Omega \end{array} $	110		110		110		ns
SIp hold time (from SCKp↓) ^{Note 5}	tksi1	$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$ \begin{array}{ c c c c c } \hline 1.8 \ V \leq E V_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\mbox{Note}} \\ \hline 6, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ k\Omega \end{array} $	19		19		19		ns
Delay time from SCKp↑ to SOp outputNote 5	t KSO1	$ \begin{array}{c} 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		25		25		25	ns
		$ \begin{array}{c} 1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note}} \\ \text{6}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{array} $		25		25		25	ns


Notes 1. HS is condition of HS (high-speed main) mode.

- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 5. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **6.** Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


Simplified SPI (CSI) mode connection diagram (during communication at different potential)



- **Remarks 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - **3.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.


Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remarks 1.** p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - **2.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	HS	Note 1	LS	Note 2	LV	lote 3	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 4}	tkcy2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V},$	24 MHz < fмск	20/fмск		_		_		ns
		$2.3 \text{ V} \le V_b \le 2.7 \text{ V}$	20 MHz < fмcк≤ 24 MHz	16/fмск		_		_		ns
			16 MHz < fмcк≤ 20 MHz	14/fмск		_		_		ns
			8 MHz < fмcк≤ 16 MHz	12/fмск		_		_		ns
			4 MHz < fмck≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк≤4 MHz	6/fмск		10/fмск		10/fмск		ns
		1.8 V ≤ EV _{DD0} < 3.3 V,	24 MHz < fмск	48/f мск		_		_		ns
		$1.6~V \leq V_b \leq 2.0~V^{\text{Note 5}}$	20 MHz < fмcк≤ 24 MHz	36/fмск		_		_		ns
			16 MHz < fмcк≤ 20 MHz	32/fмск		_		_		ns
			8 MHz < fмcк≤ 16 MHz	26/fмск		_		_		ns
			4 MHz < fмcк≤8 MHz	16/f мск		16/fмск		_		ns
			fmck≤4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/low-level width	tkH2,	2.7 V ≤ EV _{DD0} ≤ 3.6 V	$V_{b} \leq V_{b} \leq 2.7 \text{ V}$	tkcy2/2 - 18		tkcy2/2 - 50		tkcy2/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V	, 1.6 V \leq V _b \leq 2.0 V ^{Note}	tkcy2/2 - 50		tkcy2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑)Note 6	tsik2	2.7 V ≤ EV _{DD0} ≤ 3.6 V	$V_{b} \leq 2.3 \text{ V} \leq V_{b} \leq 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ EV _{DD0} < 3.3 V ₅	, 1.6 $V \leq V_b \leq 2.0~V^{\text{Note}}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 6}	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp outputNote 7	tkso2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ Hz}$			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		1.8 V \leq EV _{DD0} $<$ 3.3 V $_{5}^{5}$, $C_{b} = 30$ pF, $R_{b} = 5.5$ k	, $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}^{\text{Note}}$ s Ω		2/f _{MCK} + 573		2/fмск + 573		2/fмск + 573	ns

Notes 1. HS is condition of HS (high-speed main) mode.


- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- 4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **5.** Use it with $EV_{DD0} \ge V_b$.
- **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 7. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)




Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10))
 - **4.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)

2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}0} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS	Note 1	LS	Note 2	LV	Note 3	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		1000 ^{Note 4}		300 ^{Note}		300 ^{Note} 4	kHz
		$\label{eq:substitute} \begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 ^{Note}		300 ^{Note}		300 ^{Note}	kHz
		$ \begin{aligned} &1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 5}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $		300 ^{Note}		300 ^{Note}		300 ^{Note}	kHz
Hold time when SCLr = "L"	tLOW	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	475		1550		1550		ns
		$\label{eq:substitute} \begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1150		1550		1550		ns
		$\begin{split} &1.8 \; V \leq E V_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 5}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tніgн	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	200		610		610		ns
		$ 2.7 \; V \leq EV_{DD0} \leq 3.6 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	600		610		610		ns
		$\begin{split} &1.8 \; V \leq \text{EV}_{\text{DDO}} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 5}}, \\ &C_b = 100 \; p\text{F}, \; R_b = 5.5 \; k\Omega \end{split}$	610		610		610		ns

(Notes, Caution and Remarks are listed on the next page.)

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS ¹	Note 1	LSN	lote 2	LV ^N	lote 3	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{split} 2.7 \ V &\leq EV_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1/fмск + 135 ^{Note} 6		1/f _{MCK} + 190 ^{Note 6}		1/fмск + 190 ^{Note} 6		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} \leq 3.6 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fмск + 190 ^{Note} 6		1/f _{MCK} + 190 ^{Note 6}		1/fмск + 190 ^{Note} 6		ns
		$ \begin{aligned} &1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 5}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $	1/fмск + 190 ^{Note} 6		1/f _{MCK} + 190 ^{Note 6}		1/f _{MCK} + 190 ^{Note} 6		ns
Data hold time (transmission)	thd:dat	$\begin{split} 2.7 \ V &\leq EV_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	0	305	0	305	0	305	ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} \leq 3.6 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ &1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 5}}, \\ &C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{aligned} $	0	405	0	405	0	405	ns


Notes 1. HS is condition of HS (high-speed main) mode.

- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- 4. The value must also be fclk/4 or lower.
- **5.** Use it with $EV_{DD0} \ge V_b$.
- 6. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 10, 20), g: PIM, POM number (g = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10)
 - **4.** IIC01, IIC11, and IIC21 cannot communicate at different potential. Use IIC00, IIC10, or IIC20 for communication at different potential.

2.5.2 Serial interface IICA

(1) I²C standard mode

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 3.6 V, Vss = EVss0 = 0 V)

Parameter	Symbol	Conditions		St	andard	Mode ^{No}	te 1		Unit
			HS	Note 2	LS	lote 3	LV	Note 4	
			MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fscL	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0	100	0	100	0	100	kHz
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0	100	0	100	0	100	
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	0	100	0	100	0	100	
		1.6 V ≤ EV _{DD0} ≤ 3.6 V	-		0	100	0	100	
Setup time of restart condition	tsu:sta	$2.7~\text{V} \leq \text{EV}_\text{DD0} \leq 3.6~\text{V}$	4.7		4.7		4.7		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	4.7		4.7		4.7		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	4.7		4.7		4.7		
		1.6 V ≤ EV _{DD0} ≤ 3.6 V	_		4.7		4.7		
Hold time ^{Note 5}	thd:STA	$2.7~\text{V} \leq \text{EV}_\text{DD0} \leq 3.6~\text{V}$	4.0		4.0		4.0		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	4.0		4.0		4.0		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	4.0		4.0		4.0		
		1.6 V ≤ EV _{DD0} ≤ 3.6 V	_		4.0		4.0		
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$	4.7		4.7		4.7		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	4.7		4.7		4.7		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	4.7		4.7		4.7		
		1.6 V ≤ EV _{DD0} ≤ 3.6 V	-		4.7		4.7		
Hold time when SCLA0 = "H"	tніgн	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	4.0		4.0		4.0		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	4.0		4.0		4.0		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	4.0		4.0		4.0		
		$1.6~V \le EV_{DD0} \le 3.6~V$	=		4.0		4.0		
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD0} ≤ 3.6 V	250		250		250		ns
		$1.8~V \le EV_{DD0} \le 3.6~V$	250		250		250		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	250		250		250		
		$1.6~V \le EV_{DD0} \le 3.6~V$	_		250		250		
Data hold time (transmission)Note 6	thd:dat	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0	3.45	0	3.45	0	3.45	μS
		$1.8~V \le EV_{DD0} \le 3.6~V$	0	3.45	0	3.45	0	3.45	
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	0	3.45	0	3.45	0	3.45	
		$1.6~V \le EV_{DD0} \le 3.6~V$	_	_	0	3.45	0	3.45	
Setup time of stop condition	tsu:sto	$2.7~V \leq EV_{DD0} \leq 3.6~V$	4.0		4.0		4.0		μS
		$1.8~V \leq EV_{DD0} \leq 3.6~V$	4.0		4.0		4.0		
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$	4.0		4.0		4.0		
		$1.6~V \leq EV_{DD0} \leq 3.6~V$	-		4.0		4.0		
Bus-free time	t BUF	$2.7~V \leq EV_{DD0} \leq 3.6~V$	4.7		4.7		4.7		μS
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$	4.7		4.7		4.7		
		1.7 V ≤ EV _{DD0} ≤ 3.6 V	4.7		4.7		4.7		
		$1.6~V \le EV_{DD0} \le 3.6~V$	_		4.7		4.7		

(Note and Remark are listed on the next page.)



(2) I2C fast mode, fast mode plus

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions			Fast M	ode ^{Note 7}			Fast Plus	Unit	
			HS	Note 2	LS	Note 3	LV	lote 4	HS ^I	Note 2	
			MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fscL	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0	400	0	400	0	400	0	1000	kHz
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0	400	0	400	0	400	-		
Setup time of restart	tsu:sta	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0.6		0.6		0.6		0.26		μS
condition		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0.6		0.6		0.6		=		
Hold time ^{Note 5}	thd:STA	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0.6		0.6		0.6		0.26		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0.6		0.6		0.6		=		
Hold time when SCLA0	tLOW	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	1.3		1.3		1.3		0.5		μS
= "L"		1.8 V ≤ EV _{DD0} ≤ 3.6 V	1.3		1.3		1.3		-		
Hold time when SCLA0	thigh	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0.6		0.6		0.6		0.26		μS
= "H"		$1.8~V \leq EV_{DD0} \leq 3.6~V$	0.6		0.6		0.6		1		
Data setup time	tsu:dat	$2.7~V \leq EV_{DD0} \leq 3.6~V$	100		100		100		50		ns
(reception)		$1.8~V \leq EV_{DD0} \leq 3.6~V$	100		100		100		-		
Data hold time	thd:dat	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0	0.9	0	0.9	0	0.9	0	450	μS
(transmission)Note 6		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0	0.9	0	0.9	0	0.9	-		
Setup time of stop	tsu:sto	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	0.6		0.6		0.6		0.26		μS
condition		1.8 V ≤ EV _{DD0} ≤ 3.6 V	0.6		0.6		0.6		-		
Bus-free time	t BUF	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$	1.3		1.3		1.3		0.5		μS
		1.8 V ≤ EV _{DD0} ≤ 3.6 V	1.3		1.3		1.3		_		


Notes 1. In normal mode, use it with fcLK \geq 1 MHz, 1.6 V \leq EVDD \leq 3.6 V.

- 2. HS is condition of HS (high-speed main) mode.
- 3. LS is condition of LS (low-speed main) mode.
- **4.** LV is condition of LV (low-voltage main) mode.
- 5. The first clock pulse is generated after this period when the start/restart condition is detected.
- **6.** The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.
- 7. In fast mode, use it with fcLK \geq 3.5 MHz, 1.8 V \leq EVDD \leq 3.6 V.
- **8.** In fast mode plus, use it with fcLK \geq 10 MHz, 2.7 V \leq EVDD \leq 3.6 V.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

 $\label{eq:cb} \begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF, } R_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF, } R_b = 1.1 \mbox{ } k\Omega \\ \mbox{Fast mode plus:} & C_b = 120 \mbox{ pF, } R_b = 1.1 \mbox{ } k\Omega \\ \end{array}$

IICA serial transfer timing



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Division of A/D Converter Characteristics

Reference voltag	Reference voltage (+) = AV _{REFP} Reference voltage (-) = AV _{REFM}	Reference voltage (+) = AV _{DD} Reference voltage (-) = AV _{SS}	Reference voltage (+) = Internal refrence voltage Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI12 (input buffer power supply: AVDD)	See 2.6.1 (1) See 2.6.1 (2)	See 2.6.1 (3)	See 2.6.1 (6)
Standard channel; ANI16 to ANI30 (input buffer power supply: V _{DD} or EV _{DDO})	See 2.6.1 (4)	See 2.6.1 (5)	
Temperature sensor, internal reference voltage output	See 2.6.1 (4)	See 2.6.1 (5)	_

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(TA = -40 to +85°C, 2.4 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V, HALT mode)

Treserve remage ()						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error ^{Notes 1, 2, 3}	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	3.375			μS
Zero-scale error ^{Notes 1, 2, 3}	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale errorNotes 1, 2, 3	Ers	12-bit resolution		±0.7	±2.9	LSB
Integral linearity errorNotes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity errorNotes 1, 2, 3	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	Vain		0		AVREFP	V

- **Notes 1.** TYP. Value is the average value at AV_{DD} = AV_{REFP} = 3 V and T_A = 25°C. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.
 - 2. These values are the results of characteristic evaluation and are not checked for shipment.
 - 3. Excludes quantization error (±1/2 LSB).
- Cautions 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.
 - In addition, separate the reference voltage line of AVREFP from the other power lines to keep it free from the influences of noise.
 - During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P20 to P27 and P150 to P154.

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(Ta = -40 to +85°C, 1.6 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$	8		12	bit
			$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	8		10 ^{Note 1}	
			$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$		8 ^{Note 2}		
Overall error ^{Note 3}	AINL	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±6.0	LSB
		10-bit resolution	$1.8~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±5.0	
		8-bit resolution	$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.5	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	3.375			μS
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	6.75			
		ADTYP = 0, 8-bit resolution ^{Note 2}	$1.6~V \le AV_{REFP} \le AV_{DD} \le 3.6~V$	13.5			
		ADTYP = 1,	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$	2.5625			
		8-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	5.125			
			$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$	10.25			
Zero-scale errorNote 3	Ezs	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±4.5	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±4.5	
		8-bit resolution	$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.0	
Full-scale errorNote 3	Ers	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±4.5	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±4.5	
		8-bit resolution	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±2.0	
Integral linearity error Note 3	ILE	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±2.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.5	
		8-bit resolution	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.0	
Differential linearity errorNote 3	DLE	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.5	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.5	
		8-bit resolution	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.0	
Analog input voltage	VAIN			0		AVREFP	V

- Notes 1. Cannot be used for lower 2 bit of ADCR register
 - 2. Cannot be used for lower 4 bit of ADCR register
 - **3.** Excludes quantization error ($\pm 1/2$ LSB).

(3) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AV_{SS} (ADREFM = 0), target for conversion: ANI0 to ANI12

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{DD}, \text{Reference voltage (-)} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	Res		$2.4~V \leq AV_{DD} \leq 3.6~V$	8		12	bit
			$1.8~V \leq AV_{DD} \leq 3.6~V$	8		10 ^{Note 1}	
			$1.6 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$		8 ^{Note 2}		
Overall error ^{Note 3}	AINL	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±7.5	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±5.5	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±3.0	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~\textrm{V} \leq \textrm{AV}_\textrm{DD} \leq 3.6~\textrm{V}$	3.375			μS
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8~V \leq AV_{DD} \leq 3.6~V$	6.75			
		ADTYP = 0, 8-bit resolution ^{Note 2}	$1.6~V \leq AV_{DD} \leq 3.6~V$	13.5			
		ADTYP = 1,	$2.4 \text{ V} \leq \text{AV}_{DD} \leq 3.6 \text{ V}$	2.5625			
		8-bit resolution	1.8 V ≤ AV _{DD} ≤ 3.6 V	5.125			
			$1.6~V \leq AV_{DD} \leq 3.6~V$	10.25			
Zero-scale error ^{Note 3}	Ezs	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±6.0	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±5.0	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±2.5	
Full-scale errorNote 3	Ers	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±6.0	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±5.0	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±2.5	
Integral linearity errorNote 3	ILE	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±3.0	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±2.0	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±1.5	
Differential linearity errorNote 3	DLE	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±2.0	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±2.0	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±1.5	
Analog input voltage	Vain			0		AV _{DD}	V

Notes 1. Cannot be used for lower 2 bit of ADCR register

- 2. Cannot be used for lower 4 bit of ADCR register
- **3.** Excludes quantization error ($\pm 1/2$ LSB).

(4) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 3.6 V, 1.6 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, Vss = EVss0 = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	8		12	bit
			$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	8		10 ^{Note 1}	
			$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$		8 ^{Note 2}		
Overall error ^{Note 3}	AINL	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±7.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±5.5	
		8-bit resolution	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±3.0	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$	4.125			μS
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	9.5			
		ADTYP = 0, 8-bit resolution ^{Note 2}	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	57.5			
		ADTYP = 1,	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	3.3125			
		8-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	7.875			
			$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	54.25			
Zero-scale error ^{Note 3}	Ezs	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±5.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±5.0	
		8-bit resolution	$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.5	
Full-scale error ^{Note 3}	Ers	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±5.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±5.0	
		8-bit resolution	$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.5	
Integral linearity errorNote 3	ILE	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±3.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±2.0	
		8-bit resolution	$1.6~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±1.5	
Differential linearity errorNote 3	DLE	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.0	LSB
		10-bit resolution	$1.8~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±2.0	
		8-bit resolution	$1.6~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.5	
Analog input voltage	VAIN			0		AV _{REFP} and EV _{DD0}	V
		Interanal reference voltage (2.4 V ≤ V _{DD} ≤ 3.6 V, HS (high-speed main) mode)		V _{BGR} Note 4			V
		Temperature sensor $(2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$	V _{TMPS25} Note 4			V	

- Notes 1. Cannot be used for lower 2 bit of ADCR register
 - 2. Cannot be used for lower 4 bit of ADCR register
 - **3.** Excludes quantization error ($\pm 1/2$ LSB).
 - 4. See 2.6.2 Temperature sensor, internal reference voltage output characteristics.

(5) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AV_{SS} (ADREFM = 0), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ 1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD0}} \le 3.6 \text{ V}, \ 1.6 \text{ V} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \ \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V}, \ \text{AV}_{\text{SS}} = 0 \text{ V}, \ \text{Reference voltage (+)} = \text{AV}_{\text{DD}}, \ \text{Reference voltage (-)} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~V \le AV_{DD} \le 3.6~V$	8		12	bit
			$1.8~V \le AV_{DD} \le 3.6~V$	8		10 ^{Note 1}	
			$1.6~V \le AV_{DD} \le 3.6~V$		8 ^{Note 2}		
Overall error ^{Note 3}	AINL	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±8.5	LSB
		10-bit resolution	$1.8~V \le AV_{DD} \le 3.6~V$			±6.0	
		8-bit resolution	$1.6~V \le AV_{DD} \le 3.6~V$			±3.5	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV _{DD} ≤ 3.6 V	4.125			μS
		ADTYP = 0, 10-bit resolution ^{Note 1}	1.8 V ≤ AV _{DD} ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution ^{Note 2}	1.6 V ≤ AV _{DD} ≤ 3.6 V	57.5			
		ADTYP = 1,	$2.4~V \le AV_{DD} \le 3.6~V$	3.3125			μS
		8-bit resolution	$1.8~V \le AV_{DD} \le 3.6~V$	7.875			
			1.6 V ≤ AV _{DD} ≤ 3.6 V	54.25			
Zero-scale error ^{Note 3}	Ezs	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±8.0	LSB
		10-bit resolution	$1.8~V \le AV_{DD} \le 3.6~V$			±5.5	
		8-bit resolution	$1.6~V \le AV_{DD} \le 3.6~V$			±3.0	
Full-scale errorNote 3	Ers	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±8.0	LSB
		10-bit resolution	$1.8~V \le AV_{DD} \le 3.6~V$			±5.5	
		8-bit resolution	$1.6~V \leq AV_{DD} \leq 3.6~V$			±3.0	
Integral linearity errorNote 3	ILE	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±3.5	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±2.5	
		8-bit resolution	$1.6~V \le AV_{DD} \le 3.6~V$			±1.5	
Differential linearity errorNote 3	DLE	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±2.5	LSB
		10-bit resolution	$1.8~V \leq AV_{DD} \leq 3.6~V$			±2.5	
		8-bit resolution	$1.6~V \le AV_{DD} \le 3.6~V$			±2.0	
Analog input voltage	Vain			0		AV _{DD} and EV _{DD0}	V
		Interanal reference volt (2.4 V ≤ V _{DD} ≤ 3.6 V, HS	age S (high-speed main) mode)		V _{BGR} Note 4		V
		Temperature sensor out $(2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{ H}_{2}^{3})$	utput voltage S (high-speed main) mode)	,	V _{TMPS25} Note	4	V

Notes 1. Cannot be used for lower 2 bit of ADCR register

^{2.} Cannot be used for lower 4 bit of ADCR register

^{3.} Excludes quantization error ($\pm 1/2$ LSB).

^{4.} See 2.6.2 Temperature sensor, internal reference voltage output characteristics.

(6) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), target ANI pin: ANI0 to ANI12, ANI16 to ANI30

(TA = -40 to $+85^{\circ}$ C, 2.4 V \leq VDD \leq 3.6 V, 1.6 V \leq EVDD \leq VDD, 1.6 V \leq AVDD \leq VDD, Vss = EVSSO = 0 V, AVSS = 0 V, Reference voltage (+) = Internal reference voltage, Reference voltage (-) = AVSS = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		bit
Conversion time	tconv	8-bit resolution	16			μs
Zero-scale error ^{Note}	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error ^{Note}	ILE	8-bit resolution			±2.0	LSB
Differential linearity error ^{Note}	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AV _{REF(+)}	= Internal reference voltage (V _{BGR})	1.38	1.45	1.5	V
Analog input voltage	Vain		0		V _{BGR}	V

Note Excludes quantization error (±1/2 LSB).

2.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	Setting ADS register = 80H, T _A = +25°C		1.05		V
Internal reference voltage	V _{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		10			μS

2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POR}	Power supply rise time	1.47	1.51	1.55	V
	V _{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T _{PW}		300			μS

Note This is the time required for the POR circuit to execute a reset when V_{DD} falls below V_{PDR}. When the microcontroller enters STOP mode or if the main system clock (f_{MAIN}) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset before V_{DD} rises to V_{POR} after having fallen below 0.7 V.





2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
voltage		Power supply fall time	3.00	3.06	3.12	V	
		V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
	V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V	
			Power supply fall time	2.50	2.55	2.60	V
		V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V _{LVD12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		V _{LVD13}	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	llse width	tLW		300			μS
Detection de	elay time					300	μS

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V@1 MHz to 32 MHz

 V_{DD} = 2.4 to 3.6 V@1 MHz to 16 MHz

LS (low-speed main) mode: $V_{DD} = 1.8$ to 3.6 V@1 MHz to 8 MHz LV (low-voltage main) mode: $V_{DD} = 1.6$ to 3.6 V@1 MHz to 4 MHz



LVD Detection Voltage of Interrupt & Reset Mode $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Interrupt & reset	V _{LVD13}	VPOC2, VPOC1, VPOC0 =	0, 0, 0, falling reset voltage	1.60	1.63	1.66	V
mode	V _{LVD12}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			Falling interrupt voltage	1.70	1.73	1.77	V
	VLVD11	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			Falling interrupt voltage	1.80	1.84	1.87	V
	V _{LVD4}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD11	VPOC2, VPOC1, VPOC0 =	0, 0, 1, falling reset voltage	1.80	1.84	1.87	V
	VLVD10	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	V _L VD9	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	V _{LVD2}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	V _L VD8	VPOC2, VPOC1, VPOC0 =	0, 1, 0, falling reset voltage	2.40	2.45	2.50	V
	V _L VD7	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	V _L VD6	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 =	0, 1, 1, falling reset voltage	2.70	2.75	2.81	V
	V _{LVD4}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	V _L VD3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V@1 MHz to 32 MHz

V_{DD} = 2.4 to 3.6 V@1 MHz to 16 MHz

LS (low-speed main) mode: $V_{DD} = 1.8$ to 3.6 V@1 MHz to 8 MHz LV (low-voltage main) mode: $V_{DD} = 1.6$ to 3.6 V@1 MHz to 4 MHz

2.6.5 Supply voltage rise slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SV _{DD}				54	V/ms


Caution Be sure to maintain the internal reset state until V_{DD} reaches the operating voltage range specified in 2.4 AC Characteristics, by using the LVD circuit or external reset pin.

2.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		3.6	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.8 Flash Memory Programming Characteristics

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$1.8~V \le V_{DD} \le 3.6~V$	1		32	MHz
Number of code flash rewrites ^{Notes 1, 2}	Cerwr	Retained for 20 years TA = 85°C ^{Note 3}	1,000			Times
Number of data flash rewrites ^{Notes 1, 2}		Retained for 1 years TA = 25°C ^{Note 3}		1,000,000		
		Retained for 5 years TA = 85°CNote 3	100,000			
		Retained for 20 years TA = 85°C ^{Note 3}	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$


Parameter Symbol Conditions		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115.2 k		1 M	bps

2.10 Timing Specs for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	ol Conditions		TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
How long the TOOL0 pin must be kept at the low level after an external reset ends (except flash firmware processing time)	thd	POR and LVD reset must end before the external reset ends.	1			ms





- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external resets end (except flash firmware processing time)

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications T_A = -40 to +105°C

R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA

R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB

R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA

R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

- Cautions 1. The RL78/G1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EV_{DD0} or EV_{SS0} pin, replace EV_{DD0} with V_{DD}, or replace EV_{SS0} with V_{SS}.
 - 3. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to $+105^{\circ}C$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G1A is used in the range of $T_A = -40$ to +85°C, see 2. **ELECTRICAL SPECIFICATIONS** ($T_A = -40$ to +85°C).



3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
	EV _{DD0}		-0.5 to +6.5	V
	AVDD		-0.5 to +4.6	V
	AVREFP		-0.3 to AV _{DD} +0.3 ^{Note 3}	٧
	EVsso		-0.5 to +0.3	V
	AVss		-0.5 to +0.3	V
	AVREFM		-0.3 to AV _{DD} +0.3 ^{Note 3} and AV _{REFM} \leq AV _{REFP}	V
REGC pin input voltage	Virego	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	VII	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	-0.3 to EV _{DD0} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2}	V
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V ₁₄	P20 to P27, P150 to P154	-0.3 to AV _{DD} +0.3 ^{Note 2}	V
Output voltage	Vo ₁	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	-0.3 to EV _{DD0} +0.3 ^{Note 2}	V
	V _{O2}	P20 to P27, P150 to P154	-0.3 to AV _{DD} +0.3 ^{Note 2}	٧
Analog input voltage	V _{Al1}	ANI16 to ANI30	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 4}	V
	V _{Al2}	ANI0 to ANI12	-0.3 to AV _{DD} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 4}	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Must be 4.6 V or lower.
 - **4.** Do not exceed AV_{REF(+)} + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AVREF(+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage



Absolute Maximum Ratings ($T_A = 25$ °C) (2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	-40	mA
		Total of all pins –170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	- 70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77,	-100	mA
	І ОН2	Per pin	P20 to P27, P150 to P154	-0.1	mA
		Total of all pins		-1.3	mA
Output current, low	lol1	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77	100	mA
	lo _{L2}	Per pin	P20 to P27, P150 to P154	0.4	mA
		Total of all pins		6.4	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	T _{stg}			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/crystal resonator	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V}$	1.0		20.0	MHz
frequency (fx)Note		$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	1.0		16.0	
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. See AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1X = +0 to 1100 0, 2.+ t .		·, · · · · · · /					
Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator oscillation frequency accuracy		+85 to +105 °C	$2.4~V \leq V_{DD} \leq 3.6~V$	-2		+2	%
		–20 to +85 °C	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	-1		+1	%
		-40 to −20 °C	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V}$	-1.5		+1.5	%
Low-speed on-chip oscillator oscillation frequency	fı∟				15		kHz
Low-speed on-chip oscillator oscillation frequency accuracy				-15		+15	%

- **Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.
 - 2. This indicates the oscillator characteristics only. See AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

-	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$	
١.	(IA = -40 to +100 C, 2.4 v S A v bb S 5.0 v, 2.4 v S E v bb S 5.0 v, v 55 = E v 550 = C v)	

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$			-3.0 ^{Note 2}	mA
		Total of P00 to P04, P40 to P43, P120,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			-10.0	mA
		P130, P140, P141 (When duty ≤ 70% ^{Note 3})	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-5.0	mA
		Total of P05, P06, P10 to P16, P30,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			-19.0	mA
		P31, P50, P51, P70 to P77, (When duty ≤ 70% ^{Note 3})	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 3.6~\text{V}$			-29.0	mA
	І он2	Per pin for P20 to P27, P150 to P154	$2.4~V \leq AV_{DD} \leq 3.6~V$			-0.1 ^{Note 2}	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$2.4~\text{V} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			-1.3	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DDO}, V_{DD} pins to an output pin.
 - 2. However, do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%.
 The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(loh \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and loh = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141				8.5 ^{Note 2}	mA
		Per pin for P60 to P63				15.0 ^{Note 2}	mA
		Total of P00 to P04, P40 to P43, P120,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			15.0	mA
		P130, P140, P141 (When duty ≤ 70% ^{Note 3})	2.4 V ≤ EV _{DD0} < 2.7 V			9.0	mA
		Total of P05, P06, P10 to P16, P30,	$2.7~V \leq EV_{DD0} \leq 3.6~V$			35.0	mA
lo		P31, P50, P51, P60 to P63, P70 to P77 $(\text{When duty} \le 70\%^{\text{Note 3}})$	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				50.0	mA
	lo _{L2}	Per pin for P20 to P27, P150 to P154				0.4 ^{Note 2}	mA
		Total of all pins (When duty ≤ 70% Note 3)	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			5.2	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso and Vss pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$. The output current value that has changed to the dury factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IoL = 10.0 mA Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Input voltage, low

 V_{IL1}

 V_{IL2}

 V_{IL3}

VIL4

V_{IL5}

Normal input buffer

TTL input buffer

 $3.3 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}$ TTL input buffer

 $2.4~V \leq EV_{DD0} < 3.3~V$

0

0

0

0

0

0

0.2EVDD0

0.5

0.32

 $0.3AV_{\text{DD}}$

0.3EVDD0

 $0.2 V_{\text{DD}}$

V

V

V

٧

MIN. TYP. MAX. Unit Items Symbol Conditions Input voltage, V_{IH1} P00 to P06, P10 to P16, P30, P31, Normal input buffer 0.8EVDD0 EV_{DD0} ٧ P40 to P43, P50, P51, P70 to P77, high P120, P140, P141 V_{IH2} V P01, P03, P04, P10, P11, TTL input buffer 2.0 EV_{DD0} $3.3~V \leq EV_{\text{DD0}} \leq 3.6~V$ P13 to P16, P43 TTL input buffer V 1.5 EV_{DD0} $2.4~V \leq EV_{DD0} < 3.3~V$ VIH3 P20 to P27, P150 to P154 0.7AVDD AV_{DD} V 0.7EVDD0 V V_{IH4} P60 to P63 6.0 P121 to P124, P137, EXCLK, EXCLKS, RESET V_{IH5} $0.8 V_{\text{DD}}$ V_{DD} V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

P00 to P06, P10 to P16, P30, P31,

P40 to P43, P50, P51, P70 to P77,

P120, P140, P141

P13 to P16, P43

P60 to P63

P01, P03, P04, P10, P11,

P20 to P27, P150 to P154

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 is EV_{DD0}, even in the N-ch open-drain mode.

P121 to P124, P137, EXCLK, EXCLKS, RESET

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(3/5)

 $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVdd} \le \text{Vdd} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{EVddo} \le \text{Vdd} \le 3.6 \text{ V}, \text{Vss} = \text{EVsso} = 0 \text{ V})$ (4/5)

Items	Symbol	Conditions	,	MIN.	TYP.	MAX.	Unit
Output voltage,	V _{OH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD0} – 0.6			V
		P120, P130, P140, P141	$2.4~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 3.6~\textrm{V},$ $\textrm{I}_\textrm{OH1} = -1.5~\textrm{mA}$	EV _{DD0} – 0.5			V
	V _{OH2}	P20 to P27, P150 to P154	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V},$ $\text{I}_{\text{OH2}} = -100 \ \mu\text{A}$	AV _{DD} – 0.5			V
Output voltage, low	Vol.1 P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	$2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 3.6~\textrm{V},$ $\textrm{IoL1} = 3.0~\textrm{mA}$			0.6	V	
		P120, P130, P140, P141	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $I_{OL1} = 1.5~mA$			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
	V _{OL2}	P20 to P27, P150 to P154	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V},$ $\text{IoL2} = 400 \ \mu\text{A}$			0.4	V
	Vol3	P60 to P63	$2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 3.6~\textrm{V},$ $\textrm{Iol3} = 3.0~\textrm{mA}$			0.4	V
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V},$ $\text{Iol3} = 2.0 \text{ mA}$			0.4	V	

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

In resonator

connection

10

20

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$ (5/5)Items Symbol Conditions TYP. MAX. Unit $V_I = EV_{DD0}$ Input leakage P00 to P06, P10 to P16, P30, ILIH1 1 μΑ current, high P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P140, P141 P137, RESET $V_{I} = V_{DD}$ I_{LIH2} μΑ P121 to P124 $V_{\text{I}} = V_{\text{DD}}$ **I**LIH3 In input port or μΑ (X1, X2, XT1, XT2, EXCLK, external clock EXCLKS) input In resonator 10 μΑ connection $V_I = AV_{DD}$ ILIH4 P20 to P27, P150 to P154 1 μΑ Vı = EVsso Input leakage ILIL1 P00 to P06, P10 to P16, -1 μΑ current, low P30, P31, P40 to P43, P50, P51, P60 to P67, P70 to P77, P120, P140, P141 P137, RESET I_{LIL2} $V_1 = V_{SS}$ -1 μΑ P121 to P124 **I**LIL3 $V_{I} = V_{SS}$ In input port or -1 μΑ (X1, X2, XT1, XT2, EXCLK, external clock EXCLKS) input

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $V_I = AV_{SS}$

V_I = EVsso, In input port

P20 to P27, P150 to P154

P00 to P06, P10 to P16, P30,

P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141

ILIL4

On-chip pull-up

resistance

μΑ

μΑ

 $k\Omega$

-10

-1

100

3.3.2 Supply current characteristics

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	I _{DD1} Note 1	Operating mode	HS (high-speed main) mode ^{Note 5}	f _{IH} = 32 MHz ^{Note 3}	Basic operation	VDD = 3.0 V		2.1		mA
					Normal operation	V _{DD} = 3.0 V		4.6	7.5	mA
				f _{IH} = 24 MHz ^{Note 3}	Normal operation	V _{DD} = 3.0 V		3.7	5.8	mA
				fін = 16 MHz ^{Note 3}	Normal operation	V _{DD} = 3.0 V		2.7	4.2	mA
			HS (high-speed main) mode ^{Note 5}	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.0	4.9	mA
						Resonator connection		3.2	5.0	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	2.9	mA
						Resonator connection		1.9	2.9	
			Subsystem clock mode	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = -40^{\circ}\text{C}$	Normal operation	Square wave input		4.1	4.9	μА
						Resonator connection		4.2	5.0	
				fsub = 32.768 kHz ^{Note 4} T _A = +25°C	Normal operation	Square wave input		4.2	4.9	μА
						Resonator connection		4.3	5.0	
				fsub = 32.768 kHz ^{Note 4} T _A = +50°C	Normal operation	Square wave input		4.3	5.5	μА
						Resonator connection		4.4	5.6	
				fsub = 32.768 kHz ^{Note 4} T _A = +70°C	Normal operation	Square wave input		4.5	6.3	μА
						Resonator connection		4.6	6.4	
				fsub = 32.768 kHz ^{Note 4} T _A = +85°C	Normal operation	Square wave input		4.8	7.7	μА
						Resonator connection		4.9	7.8	
				fsub = 32.768 kHz ^{Note 4} T _A = +105°C	Normal operation	Square wave input		6.9	19.7	μА
						Resonator		7.0	19.8	

(Notes and Remarks are listed on the next page.)

connection

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or VSS, EVSSO. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-downresistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
- **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ @1 MHz to 32 MHz $2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$ (2/3)

Parameter Symbol Conditions						MIN.	TYP.	MAX.	(<i>213</i>) Unit
						IVIIIV.			
Supply current ^{Note 1}	I _{DD2} Note 2	HALT mode	HS (high-speed main) mode ^{Note 7}	fih = 32 MHz ^{Note 4}	V _{DD} = 3.0 V		0.54	2.90	mA
current		mode	main) mode	fih = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.44	2.30	mA
				f _{IH} = 16 MHz ^{Note 4}	V _{DD} = 3.0 V		0.40	1.70	mA
			HS (high-speed	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
			main) mode ^{Note 7}	V _{DD} = 3.0 V	Resonator connection		0.45	2.00	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				VDD = 3.0 V	Resonator connection		0.26	1.10	
			Subsystem clock mode	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μΑ
				$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μΑ
				T _A = +25°C	Resonator connection		0.49	0.76	
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}}$ $T_A = +50^{\circ}\text{C}$	Square wave input		0.38	1.17	μΑ
					Resonator connection		0.57	1.36	
				f _{SUB} = 32.768 kHz ^{Note 5} T _A = +70°C	Square wave input		0.52	1.97	μΑ
					Resonator connection		0.71	2.16	
				fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.97	3.37	μΑ
				T _A = +85°C	Resonator connection		1.16	3.56	
				fsuB = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μΑ
				T _A = +105°C	Resonator connection		3.20	15.56	
	I _{DD3} Note 6	STOP	T _A = -40°C				0.16	0.50	μΑ
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	
			T _A = +50°C				0.34	1.10	
			T _A = +70°C				0.46	1.90	
		-	T _A = +85°C				0.75	3.30	
			T _A = +105°C				2.94	15.30	

(Notes and Remarks are listed on the next page.)

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- **6.** When subsystem clock is stopped.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 32 MHz $2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$ (3/3)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	_{FIL} Note 1				0.20		μА
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operating current	I _{IT} Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μА
A/D converter operating current	ADC Notes 6, 7	AVDD = 3.0 V, W	AV _{DD} = 3.0 V, When conversion at maximum speed			720	μА
AV _{REF(+)} current	I _{AVREF} Note 8	AV _{DD} = 3.0 V, A[DREFP1 = 0, ADREFP0 = 0 ^{Note 7}		14.0	25.0	μΑ
		AVREFP = 3.0 V, /	ADREFP1 = 0, ADREFP0 = 1 ^{Note 10}		14.0	25.0	μА
		ADREFP1 = 1, A	ADREFP0 = 0 ^{Note 1}		14.0	25.0	μΑ
A/D converter reference voltage current	ADREF Notes 1, 9	V _{DD} = 3.0 V			75.0		μА
Temperature sensor operating current	I _{TMPS} Note 1	V _{DD} = 3.0 V			75.0		μА
LVD operating current	I _{LVD} Notes 1, 11				0.08		μА
BGO operating current	I _{BGO} Notes 1, 12				2.5	12.2	mA
Self-programming operating current	FSPNotes 1, 13				2.5	12.2	mA
SNOOZE operating	Isnoz	A/D converter	The mode is performed ^{Notes 1, 14}		0.50	1.10	mA
current		operation	During A/D conversionNote 1		0.60	1.34	mA
			(AV _{DD} = 3.0 V) During A/D conversion ^{Note 7}			720	μА
		Simplified SPI (C	CSI)/UART operation ^{Note 1}		0.70	1.54	mA

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to VDD.

- 2. When high-speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer is in operation.
- 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing to the AVDD.
- 8. Current flowing from the reference voltage source of A/D converter.
- 9. Operation current flowing to the internal reference voltage.
- 10. Current flowing to the AVREFP.
- **11.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 12. Current flowing only during data flash rewrite.
- 13. Current flowing only during self programming.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$

3.4 AC Characteristics

 $(T_{\text{A}} = -40 \text{ to } +105^{\circ}\text{C}, \ \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}, \ 2.4 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}, \ \text{Vss} = \text{EV}_{\text{SS0}} = 0 \ \text{V})$

Items	Symbol		Condition	5	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main system	HS (high-speed	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	0.03125		1	μS
instruction execution time)		clock (fmain) operation	main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem clooperation	Subsystem clock (fsub) $2.4 \text{ V} \le \text{Vpd} \le 3.6 \text{ V}$ operation		28.5	30.5	31.3	μS
				2.7 V ≤ V _{DD} ≤ 3.6 V	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
External system clock	fex	$2.7~V \leq V_{DD} \leq$	3.6 V		1.0		20.0	MHz
frequency		$2.4 \text{ V} \leq \text{V}_{DD} <$	2.7 V		1.0		16.0	MHz
	fexs						35	kHz
External system clock input	texh, texl	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$						ns
high-level width, low-level width		2.4 V ≤ V _{DD} < 2.7 V			30			ns
widin	texhs, texhs				13.7			μS
TI00, TI01, TI03 to TI07 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns ^{Note}
TO00, TO01, TO03 to	fто	HS (high-spee	ed main) 2.7	V ≤ EV _{DD0} ≤ 3.6 V			8	MHz
TO07 output frequency		mode	2.4	V ≤ EV _{DD0} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1	f PCL	HS (high-spee	ed main) 2.7	$V \le EV_{DD0} \le 3.6 V$			8	MHz
output frequency		mode	2.4	V ≤ EV _{DD0} < 2.7 V			4	MHz
Interrupt input high-level	tinth, tintl	INTP0	2.4	$V \le V_{DD} \le 3.6 V$	1			μS
width, low-level width		INTP1 to INT	2.4	V ≤ EV _{DD0} ≤ 3.6 V	1			μS
Key interrupt input high-level width, low-level width	tkr	KR0 to KR9		$V \le EV_{DD0} \le 3.6 V$, $V \le AV_{DD0} \le 3.6 V$	250			ns
RESET low-level width	trsl		•		10			μS


Note The following conditions are required for low-voltage interface when EVDDO < VDD.


 $2.4~\text{V} \leq \text{EV}_{\text{DD0}} < 2.7~\text{V}$: MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation







AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate ^{Note 1}					fмск/12	bps
		Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk			2.6 ^{Note 2}	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps.

2. The following conditions are required for low-voltage interface when $\mathsf{EV}_\mathsf{DD0} < \mathsf{V}_\mathsf{DD}$.


 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10, 11))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Condition	Conditions		TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$2.7~V \leq EV_{DD0} \leq 3.6~V$	tkcy1 ≥ 4/fcLK	250			ns
		$2.4~V \leq EV_{DD0} \leq 3.6~V$	tkcy1 ≥ 4/fcLK	500			ns
SCKp high-/low-level width	tкн1,	$2.7~V \leq EV_{DD0} \leq 3.6~V$		tkcy1/2 - 36			ns
	t _{KL1}	$2.4~V \leq EV_{DD0} \leq 3.6~V$		tkcy1/2 - 76			ns
SIp setup time (to SCKp↑)Note 1	tsik1	$2.7~V \leq EV_{DD0} \leq 3.6~V$		66			ns
		$2.4~V \leq EV_{DD0} \leq 3.6~V$		113			ns
SIp hold time (from SCKp↑)Note 1	t _{KSI1}			38			ns
Delay time from SCKp↓ to SOp output ^{Note 2}	tkso1	C = 30 p ^{Note 3}				50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1)

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time ^{Note 1}	tkcy2	$2.7~V \leq EV_{DD0} \leq 3.6~V$	16 MHz < fмск	16/fмск			ns
			fмcк ≤ 16 MHz	12/fмск			ns
		2.4 V ≤ EV _{DD0} ≤ 3.6 V		12/fмск and 1000			ns
SCKp high-/low-level width	t кн2,	2.7 V ≤ EV _{DD0} ≤ 3.6 V		tксү2/2-14			ns
	t KL2	2.4 V ≤ EV _{DD0} ≤ 3.6 V		tkcy2/2-16			ns
SIp setup time	tsik2	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}$,	1/fмск + 40			ns
(to SCKp↑)Note 2		2.4 V ≤ EV _{DD0} ≤ 3.6 V	,	1/fмск + 60			ns
SIp hold time	t _{KSI2}	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}$,	1/fмск+62			ns
(from SCKp↑) ^{Note 2}		2.4 V ≤ EV _{DD0} ≤ 3.6 V	,	1/fмск+62			ns
Delay time from SCKp↓ to	t KSO2	C = 30 pF ^{Note 4}	$2.7~V \leq EV_{DD0} \leq 3.6~V$			2/fмск+66	ns
SOp output ^{Note 3}			$2.4~V \leq EV_{DD0} \leq 3.6~V$			2/fмск+113	ns

- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(4) During communication at same potential (simplified I^2C mode) $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EV_{DD0} \le V_{DD} \le 3.6 \text{ V}, \text{ Vss} = EV_{SS0} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		400 ^{Note 1}	kHz
		$2.4~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLow	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1200		ns
		$2.4~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	4600		ns
Hold time when SCLr = "H"	tнідн	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1200		ns
		$2.4~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	4600		ns
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/fмск + 220 ^{Note 2}		ns
		$2.4~V \leq EV_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	1/fмск + 580 ^{Note 2}		ns
Data hold time (transmission)	thd:DAT	$2.7~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	0	770	ns
		$2.4~V \leq EV_{DD0} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	0	1420	ns

Notes 1. The value must also be fclk/4 or lower.


2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (Vpd tolerance (When 25- to 48-pin products)/EVpd tolerance (When 64-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance
 - 2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1), h: POM number (h = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number, mn = 00 to 03, 10, 11)

(5) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (1/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol		Conditions				MAX.	Unit
Transfer rateNote1		Reception	$2.7~V \leq EV_{DD0} \leq 3.6~V,$				fмск/12	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk			2.6	Mbps
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$				fмск/12	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk			2.6 ^{Note 2}	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps.

2. The following conditions are required for low-voltage interface when $\mathsf{EV}_\mathsf{DD0} < \mathsf{V}_\mathsf{DD}$.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- 2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11)

(5) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (2/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol		Cond	itions	MIN.	TYP.	MAX.	Unit
Transfer		Transmission	$2.7~V \leq EV_{DD0} \leq 3.6~V,$				Note 1	bps
rate			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$			1.2 ^{Note 2}	Mbps
			2.4 V ≤ EV _{DDO} < 3.3 V,				Note 3	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$			0.43 ^{Note 4}	Mbps

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} \leq 3.6 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\} \times 3} \text{ [bps]}$$

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\} \times 3$$

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \text{In}$$
Baud rate error (theoretical value) =
$$\frac{(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. See **Note 1** above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. See **Note 3** above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- Remarks 1. R_b[Ω]: Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$ \begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split} $	tkcy1 ≥ 4/fclk	1000			ns
		$\begin{aligned} 2.4 & \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ 1.6 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned}$	tkcy1 ≥ 4/fclk	2300			ns
SCKp high-level width	t _{KH1}	$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $2.3 \text{ V} \le 2.7 $				ns
			$V_b \leq 2.0 \ V,$	tксү1/2 — 916			ns
SCKp low-level width	t _{KL1}	$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $	$V_b \leq 2.7 \ V,$	tксу1/2 — 36			ns
		$2.4 \ V \le EV_{DD0} < 3.3 \ V, \ 1.6 \ V \le \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	$V_b \le 2.0 \ V$	tксү1/2 — 100			ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - **3.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸ1	$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	354			ns
			958			ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$ \begin{aligned} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	38			ns
		$ \begin{aligned} 2.4 \ V &\leq EV_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{aligned} $	38			ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $			390	ns
					966	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsıĸ1	$ 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $	88			ns
			220			ns
SIp hold time (from SCKp↓) ^{Note 2}	t KSI1	$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	38			ns
			38			ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 3.6 \text{ V}, 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $			50	ns
					50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


Simplified SPI (CSI) mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - **3.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.


Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10), g: PIM and POM number (g = 0, 1)

2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(7) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$


Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time ^{Note 1}	tkcy2	$2.7~V \leq EV_{DD0} \leq 3.6~V,$	24 MHz < fмск	40/fмск			ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмск ≤ 24 MHz	32/fмск			ns
			16 MHz < fмcк ≤ 20 MHz	28/fмск			ns
			8 MHz < fмcк≤ 16 MHz	24/fмск			ns
			4 MHz < fмcк≤ 8 MHz	16/fмск			ns
			fмcк ≤ 4 MHz	12/fмск			ns
		$1.6 \ V \le V_b \le 2.0 \ V$ 20 10 8 4	24 MHz < fмск	96/fмск			ns
	1.6		20 MHz < fмcк ≤ 24 MHz	72/fмск			ns
			16 MHz < fмcк ≤ 20 MHz	64/fмск			ns
			8 MHz < fмcк≤ 16 MHz	52/f мск			ns
			4 MHz < fмcк≤8 MHz	32/fмск			ns
			fмcк ≤ 4 MHz	20/fмск			ns
SCKp high-/low-level width	t кн2,	$2.7~\textrm{V} \leq \textrm{EV}_{\textrm{DD0}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V}$		tkcy2/2 - 36			ns
	t _{KL2}	2.4 V ≤ EV _{DD0} < 3.3 V, 1	$1.6~V \leq V_b \leq 2.0~V$	tkcy2/2 - 100			ns
SIp setup time	tsık2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}, 2$	$2.3~V \leq V_b \leq 2.7~V$	1/fмcк + 40			ns
(to SCKp↑)Note 2		2.4 V ≤ EV _{DD0} < 3.3 V, 1	$1.6~V \leq V_b \leq 2.0~V$	1/fмcк + 60			
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			1/fмcк + 62			ns
Delay time from SCKp↓ to SOp outputNote 3	t KSO2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 3.6 \text{ V}, 2$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	·			2/fмск + 428	ns
		$2.4~V \leq EV_{DD0} < 3.3~V, \ 1.6~V \leq V_b \leq 2.0~V,$ $C_b = 30~pF, \ R_b = 5.5~k\Omega$				2/fмск + 1146	ns

- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]: Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - 3. fmcκ: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 02, 10))
 - **4.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)

2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V) (simplified I^2C mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} \leq V_{DD} \leq 3.6 V, Vss = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 ^{Note 1}	kHz
		$ \begin{aligned} & 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $		100 ^{Note 1}	kHz
		$2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLOW	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1200		ns
		$\label{eq:continuous} \begin{array}{c} 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns
		$ 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega $	4650		ns
Hold time when SCLr = "H"	tнюн	$\begin{split} 2.7 \ V & \leq E V_{DDO} \leq 3.6 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	500		ns
		$ \begin{aligned} & 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	2400		ns
		$ 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega $	1830		ns

(Notes, Caution and Remarks are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V) (simplified I^2C mode) (2/2) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} \leq V_{DD} \leq 3.6 V, Vss = EV_{SS0} = 0 V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data setup time (reception)	tsu:dat	$ \begin{aligned} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 340 ^{Note 2}		ns
		$ \begin{aligned} &2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1/fmck + 760 ^{Note 2}		ns
			1/fmck + 570 ^{Note 2}		ns
Data hold time (transmission)	thd:dat	$\begin{split} 2.7 \ V &\leq E V_{DD0} \leq 3.6 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	0	770	ns
		$\label{eq:section} \begin{split} & 2.7 \; V \leq E V_{DD0} \leq 3.6 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	1420	ns
			0	1215	ns

- Notes 1. The value must also be fclk/4 or lower.
 - 2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (When 25- to 48-pin products)/EVDD tolerance (When 64-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 10, 20), g: PIM, POM number (g = 0, 1)
 - 3. fmcκ: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 02, 10)
 - **4.** IIC01, IIC11, and IIC21 cannot communicate at different potential. Use IIC00, IIC10, or IIC20 for communication at different potential.

3.5.2 Serial interface IICA

(1) I²C standard mode, fast mode

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions		Conditions Standard Mode		Fast Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk ≥ 3.5 MHz	$2.4~V \leq EV_{DD0} \leq 3.6~V$			0	400	kHz
		Normal mode: fclk ≥ 1 MHz	$2.4~V \leq EV_{DD0} \leq 3.6~V$	0	100			kHz
Setup time of restart condition	tsu:sta			4.7		0.6		μS
Hold time ^{Note 1}	thd:STA			4.0		0.6		μS
Hold time when SCLA0 = "L"	tLOW			4.7		1.3		μS
Hold time when SCLA0 = "H"	tніgн			4.0		0.6		μS
Data setup time (reception)	tsu:dat			250		100		ns
Data hold time (transmission)Note 2	thd:dat			0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto			4.0		0.6		μS
Bus-free time	t BUF			4.7		1.3		μS


Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

 $\label{eq:cb} \begin{aligned} & \text{Standard mode:} & C_b = 400 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega \\ & \text{Fast mode:} & C_b = 320 \text{ pF}, \ R_b = 1.1 \text{ k}\Omega \end{aligned}$

IICA serial transfer timing



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Division of A/D Converter Characteristics

Reference voltag	Reference voltage (+) = AV _{REFP} Reference voltage (-) = AV _{REFM}	Reference voltage (+) = AV _{DD} Reference voltage (-) = AV _{SS}	Reference voltage (+) = Internal refrence voltage Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI12 (input buffer power supply: AVDD)	See 3.6.1 (1)	See 3.6.1 (2)	See 3.6.1 (5)
Standard channel; ANI16 to ANI30 (input buffer power supply: V _{DD} or EV _{DD0})	See 3.6.1 (3)	See 3.6.1 (4)	
Temperature sensor, internal reference voltage output	See 3.6.1 (3)	See 3.6.1 (4)	-

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(Ta = -40 to +105°C, 2.4 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions			MAX.	Unit
Resolution	Res		$2.4~V \le AV_{REFP} \le AV_{DD} \le 3.6~V$	8.		12.	bit
Overall error ^{Note}	AINL	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±6.0	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$	3.375			μS
Zero-scale error ^{Note}	Ezs	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±4.5	LSB
Full-scale error ^{Note}	Ers	12-bit resolution	$2.4~V \le AV_{REFP} \le AV_{DD} \le 3.6~V$			±4.5	LSB
Integral linearity error ^{Note}	ILE	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.0	LSB
Differential linearity error ^{Note}	DLE	12-bit resolution	$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq 3.6~V$			±1.5	LSB
Analog input voltage	Vain			0		AVREFP	V

Note Excludes quantization error ($\pm 1/2$ LSB).

(2) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AV_{SS} (ADREFM = 0), target for conversion: ANI0 to ANI12

(TA = -40 to +105°C, 2.4 V \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	8		12	bit
Overall error ^{Note}	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±7.5	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~\textrm{V} \leq \textrm{AV}_\textrm{DD} \leq 3.6~\textrm{V}$	3.375			μS
Zero-scale error ^{Note}	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±6.0	LSB
Full-scale errorNote	Ers	12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$			±6.0	LSB
Integral linearity error ^{Note}	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±3.0	LSB
Differential linearity error Note	DLE	12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$			±2.0	LSB
Analog input voltage	Vain			0		AV _{DD}	V

Note Excludes quantization error (±1/2 LSB).

(3) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 3.6 V, 2.4 V \leq AVREFP \leq AVDD \leq VDD \leq 3.6 V, Vss = EVss0 = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$	8		12	bit
Overall error ^{Note 1}	AINL	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±7.0	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~V \le AV_{REFP} \le AV_{DD} \le 3.6~V$	4.125			μS
Zero-scale errorNote 1	Ezs	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±5.0	LSB
Full-scale errorNote 1	Ers	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±5.0	LSB
Integral linearity errorNote 1	ILE	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±3.0	LSB
Differential linearity errorNote 1	DLE	12-bit resolution	$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6~\text{V}$			±2.0	LSB
Analog input voltage	Vain			0.		AV _{REFP}	V
		Interanal reference (2.4 V ≤ V _{DD} ≤ 3.6 V	V _{BGR} Note 2			V	
		Temperature sens (2.4 V ≤ V _{DD} ≤ 3.6 V	or output voltage V, HS (high-speed main) mode)	,	V _{TMPS25} Note	2	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. See 3.6.2 Temperature sensor, internal reference voltage output characteristics.

(4) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq \text{V}_{\text{DD0}} \leq 3.6 \text{ V}, 2.4 \text{ V} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V}, \text{AV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{\text{DD}}, \text{Reference voltage (-)} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~V \le AV_{DD} \le 3.6~V$	8		12	bit
Overall error ^{Note 1}	AINL	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±8.5	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4~V \leq AV_{DD} \leq 3.6~V$	4.125			μS
Zero-scale error ^{Note 1}	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±8.0	LSB
Full-scale errorNote 1	Ers	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±8.0	LSB
Integral linearity errorNote 1	ILE	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±3.5	LSB
Differential linearity error ^{Note 1}	DLE	12-bit resolution	$2.4~V \le AV_{DD} \le 3.6~V$			±2.5	LSB
Analog input voltage	Vain			0		AV _{DD} and EV _{DD0}	V
		Interanal reference v (2.4 V ≤ V _{DD} ≤ 3.6 V,	V _{BGR} Note 2			V	
		Temperature sensor (2.4 V \leq V _{DD} \leq 3.6 V,	r output voltage HS (high-speed main) mode)	V _{TMPS25} Note 2			V

- **Notes 1.** Excludes quantization error (±1/2 LSB).
 - 2. See 3.6.2 Temperature sensor, internal reference voltage output characteristics.

(5) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), target for conversion: ANI0 to ANI12, ANI16 to ANI30

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, 2.4 V \leq EVDD \leq VDD, 2.4 V \leq AVDD \leq VDD, Vss = EVss0 = 0 V, AVss = 0 V, Reference voltage (+) = Internal reference voltage, Reference voltage (-) = AVss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		
Conversion time	tconv	8-bit resolution	16.0			μs
Zero-scale error ^{Note}	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error ^{Note}	ILE	8-bit resolution			±2.0	LSB
Differential linearity errorNote	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AV _{REF(+)}	= Internal reference voltage (V _{BGR})	1.38	1.45	1.50	V
Analog input voltage	Vain		0		V _{BGR}	٧

Note Excludes quantization error ($\pm 1/2$ LSB).

3.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	Setting ADS register = 80H, T _A = +25°C		1.05		V
Internal reference voltage	V _{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		10			μS

3.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POR}	Power supply rise time		1.51	1.57	٧
	V _{PDR}	Power supply fall time	1.44	1.50	1.56	٧
Minimum pulse width ^{Note}	T _{PW}		300			μS

Note This is the time required for the POR circuit to execute a reset when V_{DD} falls below V_{PDR}. When the microcontroller enters STOP mode or if the main system clock (f_{MAIN}) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset before V_{DD} rises to V_{POR} after having fallen below 0.7 V.



3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 3.6 \text{ V}, V_{SS} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V _{LVD2}	Power supply rise time	3.01	3.13	3.25	V
voltage			Power supply fall time	2.94	3.06	3.18	V
		V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		V _{LVD4}	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		V _{LVD5}	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		V _{LVD6}	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		V _{LVD7}	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pu	lse width	tuw		300			μS
Detection de	elay time					300	μS

Remark $V_{LVD(n-1)} > V_{LVDn}$: n = 3 to 7

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol		Cond	ditions	MIN.	TYP.	MAX.	Unit
Interrupt & reset	V _{LVD5}	VPOC	OC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.75	2.86	V
mode V _{LVD4}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V	
				Falling interrupt voltage	2.75	2.86	2.97	V
	V _{LVD3}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V@1 MHz to 32 MHz

V_{DD} = 2.4 to 3.6 V@1 MHz to 16 MHz

3.6.5 Supply voltage rise slope characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SV _{DD}				54	V/ms

Caution Be sure to maintain the internal reset state until V_{DD} reaches the operating voltage range specified in 3.4 AC Characteristics, by using the LVD circuit or external reset pin.




3.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		3.6	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.4~\textrm{V} \leq \textrm{Vdd} \leq 3.6~\textrm{V}$	1		32	MHz
Number of code flash rewrites ^{Notes 1, 2, 3}	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites ^{Notes 1, 2, 3}		Retained for 1 years TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115.2 k		1 M	bps

3.10 Timing Specs for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
How long the TOOL0 pin must be kept at the low level after an external reset ends (except flash firmware processing time)	thd	POR and LVD reset must end before the external reset ends.	1			ms





- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external resets end (except flash firmware processing time)




4. PACKAGE DRAWINGS


4.1 25-pin products


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-WFLGA25-3x3-0.50	PWLG0025KA-A	P25FC-50-2N2-3	0.01

Unit: mm



DETAIL OF © PART






ITEM	DIMENSIONS
D	3.00±0.10
Е	3.00±0.10
W	0.20
е	0.50
Α	0.69±0.07
b	0.24±0.05
х	0.05
у	0.08
y1	0.20
ZD	0.50
ZE	0.50


 $\hbox{@}\,2014$ Renesas Electronics Corporation. All rights reserved.


4.2 32-pin products


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-5	0.06













Referance	Dimens	sion in Mil	limeters
Symbol	Min	Nom	Max
D	4.95	5.00	5.05
E	4.95	5.00	5.05
Α			0.80
A ₁	0.00		
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х	_		0.05
у			0.05
Z _D		0.75	
Z _E		0.75	
c ₂	0.15	0.20	0.25
D ₂		3.50	
E ₂		3.50	

©2013 Renesas Electronics Corporation. All rights reserved.


JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KE-A	0.06







<R>

JEITA Package Code	RENESAS Code	MASS(Typ.)[g]
P-HWQFN32-5×5-0.50	PWQN0032KG-A	0.06








Reference	Dimens	ion in Mill	imeters	
Symbol	Min.	Nom.	Max.	
А	_	_	0.80	
A ₁	0.00	_	0.05	
A_3	0.20 REF.			
b	0.20	0.25	0.30	
D	_	5.00	_	
E	_	5.00	-	
е	ı	0.50	ı	
N		32		
L	0.30	0.40	0.50	
K	0.20	_	-	
D ₂	3.10	3.20	3.30	
E_2	3.10	3.20	3.30	
aaa	_	_	0.15	
bbb	_	_	0.10	
ссс	_	_	0.10	
ddd			0.05	
eee	-	_	0.08	

4.3 48-pin products


JEITA Package Code RENESAS Code		Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16




©2012 Renesas Electronics Corporation. All rights reserved.


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-7	0.13


Unit: mm














Reference	Dimensions in millimeters			
Symbol	Min	Nom	Max	
D	6.95	7.00	7.05	
E	6.95	7.00	7.05	
Α	_	_	0.80	
A ₁	0.00	_	_	
b	0.18	0.25	0.30	
е	_	0.50	_	
Lp	0.30	0.40	0.50	
х	_	_	0.05	
у	_	_	0.05	
Z_{D}	_	0.75	_	
Z _E	_	0.75	_	
c ₂	0.15	0.20	0.25	
D ₂	_	5.50	_	
E ₂	_	5.50	_	

 $\hbox{@\,}2015$ Renesas Electronics Corporation. All rights reserved.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN048-7x7-0.50	PWQN0048KE-A	0.13








Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
А	_	-	0.80
A ₁	0.00	0.02	0.05
A ₃		0.203 REF	
b	0.20	0.25	0.30
D		7.00 BSC	
Е	7.00 BSC		
е		0.50 BSC	
L	0.30	0.40	0.50
K	0.20	-	ı
D ₂	5.50	5.55	5.60
E ₂	5.50	5.55	5.60
aaa		0.15	
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		


4.4 64-pin products


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



©2012 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03





	(UNIT:mm)
ITEM	DIMENSIONS
D	4.00±0.10
E	4.00±0.10
W	0.15
А	0.89±0.10
A1	0.20±0.05
A2	0.69
е	0.40
b	0.25±0.05
Х	0.05
У	0.08
y1	0.20
ZD	0.60
ZE	0.60

 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

RL78/G1A Data Sheet

		Description	
Rev.	Date	Page	Summary
0.01	Dec 26, 2011	-	First Edition issued
1.00	Sep 25, 2013	p.1	Modification of 1.1 Features
		p.4	Modification of Table 1-1. List of Ordering Part Numbers
		p.6	Modification of Remark 3 to 1.3.2 32-pin products.
		p.13	Modification of 1.5.2 32-pin products.
		p.14	Modification of 1.5.3 48-pin products.
		p.16	Modification of 1.6 Outline of Functions
		p.21	Modification of 2.2.1 X1, XT1 oscillator characteristics
		p.31, 32	Modification of Note 1 in 2.3.2 Supply current characteristics
		p.34,35	Modification of Minimum Instruction Execution Time during Main System Clock Operation
		p.37	Modification of AC Timing Test Points in 2.5 Peripheral Functions Characteristics
		p.46 to p.58	Modification of Caution to 2.5.1 Serial array unit.
		p.63 to p.68	Modification of 2.6.1 A/D converter characteristics
		p.71	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		p.71	Modification of 2.8 Flash Memory Programming Characteristics
		p.72	Modification of 2.10 Timing Specs for Switching Flash Memory Programming Modes
		p.73 to	Addition of 3 ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL
		p.117	APPLICATIONS TA = -40 to +105°C)
		p.118 to p.123	Modification of 4. PACKAGE DRAWINGS
2.10	Nov 30, 2016	p.4	Modification of Table 1-1. List of Ordering Part Numbers
		p.5 to 10	Modification of the position of the index mark in 1.3.1 25-pin products to 1.3.4 64-pin products
		p.6	Modification of Remark 3
		p.13	Modification of 1.5.2 32-pin products
		p.14	Modification of 1.5.3 48-pin products
		p.16	Modification of description in 1.6 Outline of Functions
		p.21	Modification of 2.2.1 X1, XT1 oscillator characteristics
		p.31, 32	Modification of Note 1 in 2.3.2 Supply current characteristics
		p.34, 35	Modification of Minimum Instruction Execution Time during Main System Clock Operation
		p.36	Modification of AC Timing Test Points and TI/TO Timing
		p.38	Modification of AC Timing Test Points in 2.5 Peripheral Functions Characteristics
		p.48, 50 to 52, 55, 59	Modification of Caution in 2.5.1 Serial array unit
		p.64 to 69	Modification of conditions of 2.6.1 A/D converter characteristics
		p.72	Renamed to 2.7 RAM Data Retention Characteristics, and modification of note and figure
		p.72	Modification of 2.8 Flash Memory Programming Characteristics

		Description		
Rev.	Date	Page		
2.10	2.10 Nov 30, 2016		Modification of 2.10 Timing Specs for Switching Flash Memory Programming Modes	
			Modification of 3.2.1 X1, XT1 oscillator characteristics	
			Modification of 3.3.1 Pin characteristics	
		p.88	Modification of 3.3.2 Supply current characteristics	
		p.90	Modification of Minimum Instruction Execution Time during Main System Clock Operation	
		p.91	Modification of AC Timing Test Points and TI/TO Timing	
		p.93	Modification of AC Timing Test Points in 3.5 Peripheral Functions	
		p.00	Characteristics	
		p.95	Modification of 3.5.1 Serial array unit	
		p.99,	Modification of Caution in 2.5.1 Serial array unit	
		100,		
		102,		
		103,		
		105, 109	14 NG 11 (20 4 (4)) (5)	
		p.112 to 116	Modification of 3.6.1 (1) to (5)	
		p.118	Renamed to 3.7 RAM Data Retention Characteristics, and modification of note	
		ρ.110	and figure	
		p.118	Addition of note 4 to 3.8 Flash Memory Programming Characteristics	
		p.119	Modification of 3.10 Timing Specs for Switching Flash Memory Programming	
		'	Modes	
		p.120	Modification of 4.1 25-pin products	
		p.123	Modification of 4.3 48-pin products	
2.11 Dec 22, 2020 p.3 Modification of Figure 1-1 Part Number, Memory S RL78/G1A		Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G1A		
		p.4	Addition of title and modification of description in Table 1-1 List of Ordering Part Numbers	
		p.120 to 127	Addition and modification of all in CHAPTER 4 PACKAGE DRAWINGS	
2.20	May 26, 2023	All	The module name for CSI was changed to Simplified SPI	
		All	"wait" for IIC was modified to "clock stretch"	
		p.1	Addition of note in 1.1 Features	
		p.4	Modification of Table 1-1 List of Ordering Part Numbers	
		p.28	Modification of note1, note4 and note5 in 2.3.2 Supply current characteristics $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \leq \text{EV}_{DD0} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V}) (1/3)$	
		p.30	Modification of note1, note5 and note6 in 2.3.2 Supply current characteristics $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \leq \text{EV}_{DD0} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ (2/3)	
		p.73	Modification of figure in 2.10 Timing Specs for Switching Flash Memory Programming Modes	
		p.84	Modification of note1, note4 and note5 in 3.3.2 Supply current characteristics	
		p.86	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ (1/3) Modification of note1, note5 and note6 in 3.3.2 Supply current characteristics	
		440	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ (2/3)	
		p.119	Modification of figure in 3.10 Timing Specs for Switching Flash Memory Programming Modes	
		p.123	Addition of figure in 4.2 32-pin Products	

All trademarks and registered trademarks are the property of their respective owners

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.