

A Schlumberger Company

μ A193/293/393/2903 Low-Power, Low-Offset **Dual Comparators**

Linear Products

Description

The µA193 series consists of two independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected pnp input stage allows the input common-mode voltage to include ground.

- SINGLE SUPPLY OPERATION +2.0 V TO +36 V
- DUAL SUPPLY OPERATION \pm 1.0 V TO \pm 18 V
- ALLOW COMPARISON OF VOLTAGES NEAR **GROUND POTENTIAL**
- LOW CURRENT DRAIN 400 µA TYP
- COMPATIBLE WITH ALL FORMS OF LOGIC
- LOW INPUT BIAS CURRENT 25 nA TYP
- LOW INPUT OFFSET CURRENT ±5 nA TYP
- LOW OFFSET VOLTAGE ±2 mV

Absolute Maximum Ratings

Supply Voltage V+

30 V OI 1 TO V
36 V
-0.3 V to +36 V
800 mW
Continuous
50 mA
0°C to +70°C
-25°C to +85°C
-55°C to +125°C
-40°C to +85°C
-65°C to +150°C
300°C


36 V or + 18 V

Notes

Metal Package (Soldering 60 s) Molded DIP (Soldering, 10 s)

- 1. For operating at high temperatures, the #A393/#A393A. μA2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The $\mu A 193$ and $\mu A 193A$ must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small ($P_D \le 100 \text{ mW}$), provided the output transistors are allowed to saturate.
- 2. Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent fo the magnitude of V+.

Connection Diagram 8-Pin DIP




Order	Inform	ation
-------	--------	-------

l ype	Package	Code	Part No.
μA 193A	Ceramic DIP	6T	μA193ARM
μA 193	Ceramic DIP	6T	μA193RM
μA293A	Ceramic DIP	6T	μA293ARC
μA293A	Molded DIP	9 T	μA293ATC
μ A29 3	Ceramic DIP	6T	μA293RC
μ A29 3	Molded DIP	9T	μA293TC
μA393A	Ceramic DIP	6T	μA393ARC
μΑ393A	Molded DIP	9T	μA393ATC
μ Α393	Ceramic DIP	6T	μA393RC
μ Α393	Molded DIP	9T	μA393TC
μA2903	Ceramic DIP	6T	μA2903RC
μ A290 3	Molded DIP	9T	μA2903TC

3. This input current will exist only when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input pnp transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral npn parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage. which is negative, again returns to a value greater than -0.3 V.

Circuit Schematic (1/2 of Circuit Shown)



μ A193/A, μ A293A, and μ A393A Electrical Characteristics V+ = 5 V (Note 4)

		μ Α193Α			μ Α2	93A, ₄	A393A	μ A 193			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	T _A = 25°C, (Note 9)		± 1.0	± 2.0		± 1.0	± 2.0		± 2.0	±5.0	mV
Input Bias Current	$I_{\text{IN}(+)}$ or $I_{\text{IN}(-)}$ with Output in Linear Range, $T_{\text{A}} = 25^{\circ}\text{C}$, (Note 5)		25	100		25	250		25	100	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		±5.0	± 25		± 5.0	± 50		±5.0	± 25	nA
Input Common-Mode Voltage Range	T _A = 25°C, (Note 6)	0		V+ -1.5	0		V+ -1.5	0		V+ -1.5	V
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ °C $R_L = \infty$, V+ = 30 V, $T_A = 25$ °C		0.4	1.0 2.5		0.4	1.0 2.5		0.4	1.0 2.5	mA
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$, V+ = 15 V (To Support Large V _O Swing), $T_A = 25^{\circ}\text{C}$	50	200		50	200		50	200		V/mV
Large Signal Response Time	$\begin{aligned} &V_{\text{IN}} = \text{TTL Logic Swing,} \\ &V_{\text{REF}} = 1.4 \text{ V, } V_{\text{RL}} = 5.0 \text{ V,} \\ &R_{\text{L}} = 5.1 \text{ k}\Omega, \text{ T}_{\text{A}} = 25^{\circ}\text{C} \end{aligned}$		300			300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V}, R_L = 5.1 \text{ k}\Omega,$ $T_A = 25^{\circ}\text{C}, \text{ (Note 7)}$		1.3			1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $V_{O} \le 1.5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.0	16		6.0	16		6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $I_{sink} \le 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$		250	400		250	400		250	400	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}, T_{A} = 25^{\circ}\text{C}$			200			200			200	nA
Input Offset Voltage	(Note 9)			4.0			4.0			9.0	mV
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$			± 100			± 150			± 100	nA
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			300			400			300	nA
Input Common-Mode Voltage Range		0		V+ -2.0	0		V+ -2.0	0		V+ −2.0	v
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $I_{sink} \le 4 \text{ mA}$			700			700			700	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_O = 30 \text{ V}$			1.0			1.0			1.0	μА
Differential Input Voltage	Keep all $V_{INs} \ge 0 \text{ V (or V-,}$ if used), (Note 8)			V+			V+			V+	v

Notes

- 4. These specifications apply for V+ = 5.0 V and $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$, unless otherwise stated. With the $\mu\text{A}293/\mu\text{A}293A$, all temperature specifications are limited to $-25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$, the $\mu\text{A}393/\mu\text{A}393A$ temperature specifications are limited to $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$, and the $\mu\text{A}2903$ temperature range is $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$.
- The direction of the input current is out of the IC due to the pnp input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V+ -1.5 V, but either or both inputs can go to +30 V without damage.
- The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained; see typical performance curves.

μ A293, μ A393 and μ A2903 Electrical Characteristics V+ = 5 V (Note 4)

	μΑ293, μΑ393				β μ Α290 3			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	$T_A = 25$ °C, (Note 9)		± 2.0	± 5.0		± 2.0	± 7.0	mV
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, T _A = 25°C, (Note 5)		25	250		25	250	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		± 5.0	± 50		± 5.0	± 50	nA
Input Common-Mode Voltage Range	T _A = 25°C, (Note 6)	0		V+ -1.5	0		V+ -1.5	v
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ °C $R_L = \infty$, V+ = 30 V, $T_A = 25$ °C		0.4	1.0		0.4	1.0	mA
Voltage Gain	$R_L \ge 15 \text{ k}\Omega, V+ = 15 \text{ V}$ (To Support Large V_O Swing), $T_A = 25 ^{\circ}\text{C}$	50	200		25	100		V/mV
Large Signal Response Time	V_{IN} = TTL Logic Swing, V_{REF} = 1.4 V, V_{RL} = 5.0 V, R_L = 5.1 k Ω , T_A = 25°C		300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V}, R_L = 5.1 \text{ k}\Omega,$ $T_A = 25^{\circ}\text{C}, \text{ (Note 7)}$		1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $V_O \le 1.5 \text{ V}, T_A = 25^{\circ}\text{C}$	6.0	16		6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $I_{sink} \le 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$		250	400		250	400	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}, T_{A} = 25^{\circ}\text{C}$			200			200	nA
Input Offset Voltage	(Note 9)			9.0		9.0	15	mV
Input Offset Current	I _{IN(+)} - I _{IN(-)}			± 150		50	200	nA
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			400		200	500	nA
Input Common-Mode Voltage Range		0		V+ -2.0	o		V+ -2.0	V
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $I_{sink} \le 4 \text{ mA}$			700		400	700	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}$			1.0			1.0	μΑ
Differential Input Voltage	Keep all $V_{INs} \ge 0 \text{ V (or V-,}$ if used), (Note 8)			V+			V+	v


Notes

- 8. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V or 0.3 V below the magnitude of the negative power supply, if used.
- 9. At output switch point, $V_O \simeq 1.4$ V, $R_S = 0$ Ω with V+ from 5 V; and over the full input common-mode range (0 V to V+ -1.5 V).
- 10. For input signals that exceed V_{CC}, only the overdriven comparator is affected. With a 5 V supply, V_{IN} should be limited to 25 V max, and a limiting resistor should be used on all inputs that might exceed the positive supply.


5

Typical Performance Curves for μ A 193/293/393


Supply Current



Input Current




Output Saturation Voltage




Typical Performance Curves for µA2903


Supply Current



Input Current




Output Saturation Voltage




Typical Performance Curves For All Devices

Response Time for Various Input Overdrives Negative Transition



Response Time for Various Input Overdrives Positive Transition



Application Information

The µA193 series are high-gain, wide-bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard pc board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to less than 10 k Ω reduces the feedback signal levels and finally. adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required. All pins of any unused omparators should be grounded.


The bias network of the μ A193 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 V to 30 V. It is unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the μ A 193 series is the uncommitted collector of a grounded-emitter non output transistor. Many collectors can be tied together to provide an output ORing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the μA193 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V+) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60 Ω saturation resistance of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

Typical Applications (V+ = 15 V)

One-Shot Multivibrator



Bi-Stable Multivibrator

