
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-833C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltages With 3.3-VV_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup Resistors
- Package Options Include Shrink Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE (TOP VIEW)



description

This octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation; it can interface to a 5-V system environment.

The SN74LVCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS		OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



logic symbol†

ŌE DIR 3EN1[BA] 3EN2[AB] 18 В1 2∇ 17 **B2** 16 **A3 B3** 5 15 В4 Α4 14 **B5** Α5 7 13 **B6** A6 12 Α7 **B7** 9 11 Α8 В8

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	50 mA
Output clamp current, I _{OK} (V _O < 0)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note	e 3): DB package 0.6 W
,	DW package 1.6 W
	PW package 0.7 W
Storage temperature range, T _{sto}	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V	Cumply voltage	Operating	2	3.6	V	
VCC	Supply voltage	Data retention only	1.5		v	
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
VI	Input voltage data inputs		0	5.5	V	
v _O	Output voltage	High or low state	0	VCC	V	
		3 state	0	5.5	V	
ЮН	High level output ourrent	V _{CC} = 2.7 V	-12		mA	
	High-level output current	V _{CC} = 3 V		-24	IIIA	
lOL	Low lovel output ourrent	V _{CC} = 2.7 V		12	mA	
	Low-level output current	V _{CC} = 3 V		24	ША	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature			85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.	ARAMETER	TEST CO	NDITIONS	v _{cc} †	MIN	TYP‡	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		MIN to MAX	V _{CC} -0	.2			
		I _{OH} = - 12 mA		2.7 V	2.2			V	
				3 V	2.4			V	
		I _{OH} = -24 mA		3 V	2.2				
		I _{OL} = 100 μA		MIN to MAX			0.2		
VOL		I _{OL} = 12 mA					0.4	V	
		I _{OL} = 24 mA		3 V			0.55	1	
lį		V _I = 5.5 V or GND		3.6 V			±5	μΑ	
^I I(hold)		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75			μΑ	
		V _I = 0 to 3.6 V		3.6 V			±500		
l _{OZ} §		$V_O = V_{CC}$ or GND		MAIN LA MANY			±10		
		V _O = 3.6 V or 5.5 V		MIN to MAX			±50	μΑ	
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			10	μΑ	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μА	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.3		pF	
Cio	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		5.4		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



 $[\]ddagger$ All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C. § For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74LVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES008 - JULY 1995

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7		8	ns
t _{en}	OE	A or B	1.5	8.5		9.5	ns
^t dis	OE	A or B	1.5	7.5		8.5	ns
t _{sk(o)} †				1			ns


[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST COI	TYP	UNIT	
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	36	рF
		Outputs disabled		T = TO WIHZ	2	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated