







AMC23C10

Fast Response, Reinforced Isolated Comparator With Dual Output

1 Features

- Wide high-side supply range: 3 V to 27 V
- Low-side supply range: 2.7 V to 5.5 V
- Trip threshold error: ±6 mV (max)
- Open-drain and push-pull output
- Propagation delay: 290 ns (typ)
- High CMTI:
 - Open drain output: 75 V/ns (min)
 - Push-pull output: 100 V/ns (min)
- Safety-related certifications:
 - 7000-V_{PK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000-V_{RMS} isolation for 1 minute per UL1577
- Fully specified over the extended industrial temperature range: -40°C to +125°C

2 Applications

- Zero-crossing detection and general-purpose monitoring in:
 - Solid-state relays (SSR) and circuit breakers
 - Factory automation and control
 - Building automation
 - Appliances
 - DC/DC converters

3 Description

The AMC23C10 is a precision, isolated comparator with a short response time that is specifically designed for zero-crossing detection of high-voltage signals that must be galvanically isolated from low-voltage circuitry. The open-drain and push-pull outputs are separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV_{RMS} according to VDE 0884-17 and UL1577, and supports a working voltage of up to 1 kV_{PK}.


The device offers an open-drain and a push-pull output with a propagation delay of less than 320 ns. The integrated low-dropout (LDO) regulator supports an operating voltage range of 3 V to 27 V on the high-voltage side, allowing the comparator to be powered from a wide range of power supplies. The operating voltage range on the low-side is 2.7 V to 5.5 V.

The AMC23C10 is available in an 8-pin, wide-body SOIC package and is specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C.

Package Information⁽¹⁾

i dendge internation				
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
AMC23C10	SOIC (8)	5.85 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings
6.3 Recommended Operating Conditions5
6.4 Thermal Information5
6.5 Power Ratings5
6.6 Insulation Specifications
6.7 Safety-Related Certifications7
6.8 Safety Limiting Values7
6.9 Electrical Characteristics8
6.10 Switching Characteristics9
6.11 Timing Diagrams9
6.12 Insulation Characteristics Curves
6.13 Typical Characteristics11
7 Detailed Description14

	7.1 Overview	. 14
	7.2 Functional Block Diagram	. 14
	7.3 Feature Description	
	7.4 Device Functional Modes	
8	Application and Implementation	
	8.1 Application Information	
	8.2 Typical Application	
	8.3 Best Design Practices	
	8.4 Power Supply Recommendations	
	8.5 Layout	
9	Device and Documentation Support	
	9.1 Documentation Support	
	9.2 Receiving Notification of Documentation Updates	
	9.3 Support Resources	
	9.4 Trademarks	
	9.5 Electrostatic Discharge Caution	
	9.6 Glossary	
1	0 Mechanical, Packaging, and Orderable	
1	Information	. 25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision * (March 2022) to Revision A (July 2022)	Page
•	Changed document status from advance information to production data	1



5 Pin Configuration and Functions




Figure 5-1. DWV Package, 8-Pin SOIC (Top View)

Table 5-1. Pin Functions

	PIN	ТҮРЕ	DESCRIPTION
NO.	NAME	1175	DESCRIPTION
1	VDD1	High-side power	High-side power supply. ⁽¹⁾
2	INP	Analog input	Noninverting input to the comparator. Use this pin as the signal input to the comparator.
3	INN	Analog input	Inverting input to the comparator. Use this pin as the reference or quiet input to the comparator.
4	GND1	High-side ground	High-side ground.
5	GND2	Low-side ground	Low-side ground.
6	OUT1	Digital output	Open-drain output of the comparator. Connect this pin to an external pullup resistor or leave unconnected (floating) when not used.
7	OUT2	Digital output	Push-pull output of the comparator. Leave unconnected (floating) when not used.
8	VDD2	Low-side power	Low-side power supply. ⁽¹⁾

(1) See the *Layout* section for power-supply decoupling recommendations.



6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT	
Device events visite es	VDD1 to GND1	-0.3	30	V	
Power-supply voltage	VDD2 to GND2	-0.3	6.5	v	
Analog input voltage	INP to GND1	-6	5.5	5	
	INN to GND1	-0.5	6.5	v	
Digital output voltage	OUT1, OUT2 to GND2	-0.5	VDD2 + 0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
Temperature	Junction, T _J		150	°C	
	Storage, T _{stg}	-65	150	C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	RSUPPLY					
V _{VDD1}	High-side power-supply voltage	VDD1 to GND1	3.0	5	27	V
V _{VDD2}	Low-side power supply voltage	VDD2 to GND2	2.7	3.3	5.5	V
ANALO	GINPUT		1			
V _{INP}	Input voltage	INP to GND1, VDD1 ≤ 4.3 V	-1		VDD1 – 0.3	V
		INP to GND1, VDD1 > 4.3V	-1		4	
V _{INN}	Input voltage	INN to GND1, VDD1 ≤ 4.3 V	0		VDD1 - 0.3	V
		INP to GND1, VDD1 > 4.3 V	0		4	
DIGITAI	LOUTPUTS					
	Digital output voltage	OUT1, OUT2 to GND2	GND2		VDD2	V
	Sink current	OUT1	0		4	mA
	Source or sink current	OUT2	-10		4	mA
TEMPE	RATURE RANGE					
T _A	Specified ambient temperature		-40	25	125	°C

6.4 Thermal Information

		DWV (SOIC)	UNIT
		8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	102.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	61.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		VDD1 = 25 V, VDD2 = 5.5 V	95	
PD		VDD1 = VDD2 = 5.5 V	30	mW
		VDD1 = VDD2 = 3.6 V	20	
	P _{D1} Maximum power dissipation (high-side)	VDD1 = 25 V	83	
P _{D1}		VDD1 = 5.5 V	18	mW
		VDD1 = 3.6 V	12	
P _{D2}	Maximum power dissipation (low-side)	VDD2 = 5.5 V	12	mW
		VDD2 = 3.6 V	8	11100

Copyright © 2022 Texas Instruments Incorporated

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL	· · · · ·		
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	1-111	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	1-11	
DIN EN	IEC 60747-17 (VDE 0884-17) ⁽²⁾	· · · · · · · · · · · · · · · · · · ·		
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1060	V _{PK}
	Maximum-rated isolation	At AC voltage (sine wave)	750	V _{RMS}
V _{IOWM}	working voltage	At DC voltage	1060	V _{DC}
	Maximum transient	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	7070	– V _{PK}
V _{IOTM}	isolation voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	8500	
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	8300	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V _{PK}
	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
q _{pd}		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875$ × V_{IORM} , $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
₹ _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577		· · · · · · · · · · · · · · · · · · ·		
V _{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5700 V_{\text{RMS}}$, t = 60 s (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6840 V_{\text{RMS}}$, t = 1 s (100% production test)	5000	V _{RMS}

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier are tied together, creating a two-pin device.



6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition
Reinforced insulation	Single protection
Certificate number: pending	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Sefety input output or ourply ourrent	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 5.5 V, T _J = 150^{\circ}C, T _A = 25^{\circ}C			220	
	Safety input, output, or supply current	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 3.6 V, T _J = 150^{\circ}C, T _A = 25^{\circ}C			340	mA
Ps	Safety input, output, or total power	R _{0JA} = 102.8°C/W, T _J = 150°C, T _A = 25°C			1220	mW
Ts	Maximum safety temperature				150	°C

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S (1) and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, R_{0JA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times AVDD_{max} + I_S \times DVDD_{max}$, where $AVDD_{max}$ is the maximum high-side voltage and $DVDD_{max}$ is the maximum controller-side supply voltage.



6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}$ C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, INN = GND1, and $V_{INP} = -1$ V to 4 V⁽¹⁾; typical specifications are at $T_A = 25^{\circ}$ C, VDD1 = 5 V, VDD2 = 3.3 V, and IIN = GND1 (unless otherwise noted)

ANALOG						
	INPUT					
R _{IN}	Input resistance	INP, INN pin, $0 \le V_{IN} \le 4 V$		1		GΩ
		INP pin, $0 \le V_{IN} \le 4 V^{(2)}$		0.1	25	
		INP pin, -400 mV $\leq V_{IN} \leq 0 V^{(3)}$	-310	-0.5		nA
BIAS	Input bias current	INP pin, $-1V \le V_{IN} < -400 \text{ mV}^{(4)}$	-80	-40	-10	μA
		INN pin, $0 \le V_{IN} \le 4 V^{(2)}$		0.5	12	nA
C _{IN}	Input capacitance	INP, INN pin		4		pF
COMPAR	ATOR		·			
V _{IT+}	Positive-going trip threshold		V _{INN}	+ V _{HYS} / 2		mV
V _{IT-}	Negative-going trip threshold		V _{INN}	–V _{HYS} / 2		mV
Trip thre	Trip threshold error	$(V_{IT+} - V_{INN} - V_{HYS} / 2), V_{HYS} = 25 \text{ mV},$ INN = GND1, V _{INP} rising	-6		6	mV
		$(V_{IT-} - V_{INN} + V_{HYS} / 2), V_{HYS} = 25 \text{ mV},$ INN = GND1, V _{INP} falling	-6		6	IIIV
V _{HYS}	Trip threshold hysteresis	$(V_{IT+} - V_{IT-})$		25		mV
DIGITAL	OUTPUTS	· · ·	·			
V _{OL}	Low-level output voltage	I _{SINK} = 4 mA		80	250	mV
V _{OH}	High-level output voltage	I _{SOURCE} = 4mA (push-pull output only)	VDD2 – 175 mV		VDD2	V
I _{LKG}	Open-drain output leakage current	VDD2 = 5 V, V _{OUT} = 5 V		5	100	nA
		$ V_{INP} - V_{INN} \ge 25 \text{ mV}, \text{ push-pull output}$	100	150		
CMTI	Common-mode transient immunity	$ V_{INP} - V_{INN} \ge 25 \text{ mV}$, open-drain output, R _{PULLUP} = 10 k Ω	75	75 150		V/ns
POWER	SUPPLY					
VDD1 _{UV}	VDD1 undervoltage detection threshold	VDD1 rising			3	V
VDD10V	VDD1 undervoltage detection threshold	VDD1 falling		2		v
VDD1 _{POR}	VDD1 power-on reset threshold	VDD1 falling			2.3	V
VDD2 _{UV}	VDD2 undervoltage detection threshold	VDD2 rising			2.7	V
VUZUV		VDD2 falling			2.1	v
I _{DD1}	High-side supply current			2.6	3.6	mA
	Low-side supply current			1.8	2.2	mA

(1) But not exceeding the maximum input voltage specified in the Recommended Operating Conditions table.

(2) The typical value is measured at $V_{IN} = 0.4$ V.

(3) The typical value is measured at $V_{IN} = -400 \text{ mV}$.

(4) The typical value is measured at $V_{IN} = 1 V$.



6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
PUSH-PULL OUTPUT											
t _{pH}	Propagation delay time, V _{INP} rising	VDD2 = 3.3 V , INN = GND1, V _{OVERDRIVE} = 50 mV , C _L = 15 pF		230	320	ns					
t _{pL}	Propagation delay time, V _{INP} falling	VDD2 = 3.3 V, INN = GND1, $V_{OVERDRIVE}$ = 50 mV, C _L = 15 pF		230		ns					
t _r	Output signal rise time	VDD2 = 3.3 V, C _L = 15 pF		2		ns					
t _f	Output signal fall time	VDD2 = 3.3 V, C _L = 15 pF		2		ns					
OPEN-D	RAIN OUTPUT										
t _{pH}	Propagation delay time, V _{INP} rising	VDD2 = 3.3 V , INN = GND1, V _{OVERDRIVE} = 50 mV , C _L = 15 pF		230	320	ns					
t _{pL}	Propagation delay time, V _{INP} falling	VDD2 = 3.3 V , INN = GND1, V _{OVERDRIVE} = 50 mV , C _L = 15 pF		230	320	ns					
t _f	Output signal fall time	R_{PULLUP} = 4.7 kΩ, C_L = 15 pF		2		ns					
START-	UP TIMING										
t _{ls ,sta}	Low-side start-up time	VDD2 step to 2.7 V, VDD1 ≥ 3.0 V		40		μs					
t _{HS ,STA}	High-side start-up time	VDD1 step to 3.0 V, VDD2 ≥ 2.7 V		45		μs					
t _{HS,BLK}	High-side blanking time			200		μs					
t _{HS,FLT}	High-side-fault detection delay time			100		μs					

6.11 Timing Diagrams




Figure 6-1. Rise, Fall, and Delay Time Definition





Figure 6-2. Functional Timing Diagram




6.12 Insulation Characteristics Curves






6.13 Typical Characteristics

at VDD1 = 5 V, VDD2 = 3.3 V (unless otherwise noted)



6.13 Typical Characteristics (continued)


at VDD1 = 5 V, VDD2 = 3.3 V (unless otherwise noted)





6.13 Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V (unless otherwise noted)






7 Detailed Description

7.1 Overview

The AMC23C10 is an isolated comparator with an open-drain and push-pull output that is specifically designed for zero-crossing detection of high-voltage signals that must be galvanically isolated from low-voltage circuitry. The comparator compares the input voltage (V_{INP}) against the reference voltage (V_{INN}) that is typically 0 V (INN is shorted to GND1). The open-drain output is actively pulled low when V_{INP} is above V_{INN} and returns to a high-impedance (Hi-Z) state when V_{INP} is below the V_{INN} level. The push-pull output is actively driven high when V_{INP} is above V_{INN} and is actively driven low when V_{INP} is below the V_{INN} level. The comparator has built-in hysteresis (V_{HYS}) that is centered around V_{INN} .

Galvanic isolation between the high- and low-voltage side of the device is achieved by transmitting the comparator states across a SiO₂-based, reinforced capacitive isolation barrier. This isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report. The digital modulation scheme used in the AMC23C10 to transmit data across the isolation barrier, and the isolation barrier characteristics itself, result in high reliability and common-mode transient immunity.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The comparator trips when the input voltage (V_{INP}) rises above the V_{IT+} threshold that is defined as V_{INN} plus half of the hysteresis voltage (V_{HYS}). The comparator releases when V_{INP} drops below the V_{IT-} threshold that equals V_{INN} minus half of the hysteresis voltage.

Figure 7-1 shows a timing diagram of the relationship between hysteresis and switching thresholds.




Figure 7-1. Switching Thresholds and Hysteresis



7.3.2 Isolation Channel Signal Transmission

The AMC23C10 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-2, to transmit the comparator output states across the SiO_2 -based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the data for the logic that drives the open-drain output buffer. The AMC23C10 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-2. OOK-Based Modulation Scheme

7.3.3 Digital Outputs

The AMC23C10 provides an open-drain and a push-pull output. The open-drain output is actively pulled low when V_{INP} is above V_{INN} and returns to a high-impedance (Hi-Z) state when V_{INP} is below the V_{INN} level. The push-pull output is actively driven high when V_{INP} is above V_{INN} and is actively driven low when V_{INP} is below the V_{INN} level. The comparator has built-in hysteresis (V_{HYS}) that is centered around V_{INN} , see Figure 7-1.

The open-drain output is diode-connected to the VDD2 supply (see the *Functional Block Diagram*), meaning that the output cannot be pulled more than 500 mV above the VDD2 supply before significant current begins to flow into the OUT1 pin. In particular, the open-drain output is clamped to one diode voltage above ground if VDD2 is at the GND2 level. This behavior is indicated by the gray shadings in Figure 7-3 through Figure 7-8.

On a system level, the CMTI performance of an open-drain signal line depends on the value of the pullup resistor. During a common-mode transient event with a high slew rate (high dV/dt), the open-drain signal line may be pulled low due to parasitic capacitive coupling between the high-side and the low-side of the printed circuit board (PCB). The effect of the parasitic coupling on the signal level is a function of the pullup strength and a lower value pullup resistor results in better CMTI performance. The AMC23C10 has been characterized with a relatively weak pullup resistor value of 10 k Ω to ensure that the specified CMTI performance is met in a typical application with a 4.7 k Ω or lower pullup resistor.



7.3.4 Power-Up and Power-Down Behavior

The open-drain output powers up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, the output is actively pulled low. This condition happens after the low-side start-up time plus the high-side fault detection delay time ($t_{LS,STA} + t_{HS,FLT}$), as shown in Figure 7-3. Similarly, if the high-side supply drops below its undervoltage threshold (VDD1_{UV}) for more than the high-side fault detection delay time output is pulled low, as shown in Figure 7-6. This delay allows the system to shut down reliably when the high-side supply is missing.


The push-pull output (OUT2) of the AMC23C10 behaves similarly to the open-drain output (OUT1) but with reverse polarity.

Communication starts between the high-side and low-side of the comparator is delayed by the high-side blanking time ($t_{HS,BLK}$, a time constant implemented on the high-voltage side) to avoid unintentional switching of the comparator output during power-up.

Figure 7-3 through Figure 7-8 depict typical power-up and power-down scenarios.

In Figure 7-3, the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. OUT1 powers up in a Hi-Z state, and OUT2 is low. After t_{HS, FLT}, OUT1 is driven low and OUT2 is driven high, indicating a no-power fault on the high-side.


In Figure 7-4, the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. OUT1 is initially in a low state and OUT2 is in a high state, see case (1). After the high-side supply is enabled, there is a duration of $t_{HS,STA} + t_{HS, BLK}$ before the device assumes normal operation and the outputs reflect the current state of the comparator.



In Figure 7-5, the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. OUT1 is initially in a Hi-Z state, and OUT2 is low. The high-side fault detection delay ($t_{HS,FLT}$) is shorter than the high-side blanking time ($t_{HS,BLK}$), and therefore OUT1 is driven low and OUT2 is driven high after $t_{HS,FLT}$, indicating that the high-side is not operational yet. After the high-side blanking time ($t_{HS,BLK}$) elapses, the device assumes normal operation and the outputs reflect the current state of the comparator.

In Figure 7-6, the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time ($t_{HS,FLT}$), OUT1 is driven low and OUT2 is driven high. As soon as VDD2 drops below the VDD2_{UV} threshold, OUT1 enters a Hi-Z state and OUT2 is driven low.





In Figure 7-7, the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than ($t_{HS,STA} + t_{HS,BLK}$)). OUT1 starts in a Hi-Z state and OUT2 starts in a low state. After the low-side start-up time ($t_{LS,STA}$), the device enters normal operation.

In Figure 7-8, the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the VDD2_{UV} threshold, OUT1 enters a Hi-Z state and OUT2 is driven low.




Figure 7-7. VDD1 Turns On, Followed by VDD2 (Long Delay)




Figure 7-8. VDD2 Turns Off, Followed by VDD1




7.3.5 VDD1 Brownout and Power-Loss Behavior

Brownout is a condition where the VDD1 supply droops below the specified operating voltage range but the device remains functional. Power-loss is a condition where the VDD1 supply drops below a level where the device stops being functional. Depending on the duration and the voltage level, a brownout condition may or may not be noticeable at the output of the device. A power-loss condition is always signaled on the output of the isolated comparator.

Figure 7-9 through Figure 7-11 show typical brownout and power-loss scenarios.

In Figure 7-9, VDD1 droops below the undervoltage detection threshold (VDD1_{UV}) but recovers before the high-side-fault detection delay time ($t_{HS,FLT}$) expires. The brownout event has no effect on the comparator outputs.

In Figure 7-10, VDD1 droops below the undervoltage detection threshold (VDD1_{UV}) for more than the high-side-fault detection delay time ($t_{HS,FLT}$). The brownout condition is detected as a fault and OUT1 is pulled low and OUT2 is driven high after a delay equal to $t_{HS,FLT}$. The device resumes normal operation as soon as VDD1 recovers above the VDD1_{UV} threshold.








Figure 7-10. Output Response to a Long Brownout Event on VDD1

In Figure 7-11, VDD1 droops below the power-on-reset (POR) threshold (VDD1_{POR}). The power-loss condition is detected as a fault and OUT1 is pulled low and OUT2 is driven high after a delay equal to $t_{HS,FLT}$. The device resumes normal operation after a delay equal to $t_{HS,STA} + t_{HS,BLK}$ after VDD1 recovers above the VDD1_{UV} threshold.







7.4 Device Functional Modes

The AMC23C10 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

With its low response time, high common-mode transient immunity (CMTI) and reinforced isolation barrier, the AMC23C10 is designed to provide a fast and reliable compare function for high-voltage applications in harsh and noisy environments.

8.2 Typical Application

8.2.1 Voltage Zero-Crossing Detection

In AC power-switching applications, closing the load switch during the zero-crossing of the AC line voltage minimizes the inrush current during turn-on. Figure 8-1 shows the implementation of a solid-state relay based on the TPSI3050-Q1 device. The TPSI3050-Q1 is an isolated switch driver with an integrated 10-V gate supply. The two external, back-to-back, n-type field effect transistor (NMOS) power switches are turned on when the EN pin of the TPSI3050-Q1 is driven high and are turned off when the EN pin is low. The AMC23C10 is used in this application to detect the zero crossing of the AC line voltage and to gate the EN signal to the TPSI3050-Q1. The high-side of the AMC23C10 is powered from the integrated 10-V gate drive supply of the TPSI3050-Q1 and does not require a separate power supply for the high-side.




Figure 8-1. Using the AMC23C10 for AC Voltage Zero-Crossing Detection in a Solid-State Relay (SSR)

The AC line voltage is clamped by R5 and two small-signal, antiparallel diodes to limit the voltage at the input of the AMC23C10. Close to the zero crossing of the AC line voltage, neither one of the diodes conduct and the voltage at the INP pin equals the AC line voltage. As illustrated in Figure 8-2, OUT1 (an open-drain output) toggles from high-to-low during the rising zero-crossing event and from low-to-high during the falling zero-crossing event. OUT2 (a push-pull output) toggles with the opposite polarity and can be used in a discrete logic block or my a microcontroller to gate the EN signal of the TPSI3050-Q1.






Figure 8-2. Output of the AMC23C10 Used in a Voltage Zero-Crossing Detection Circuit

8.2.2 Design Requirements

Table 8-1 lists the parameters for the application example in Figure 8-1.

PARAMETER	VALUE
AC line voltage	230 V _{RMS} ±10%, 50 Hz
High-side supply voltage	3 V to 27 V
Low-side supply voltage	3.3 V or 5 V
Maximum input voltage at INP	±1 V
Minimum voltage swing at INP	±100 mV
Maximum operating voltage per unit resistor (R5)	75 V
Maximum current through shunt resistor R5	±150 μΑ
Forward bias voltage of D1, D2 at 150 µA	200 mV to 500 mV
Reverse-biased diode capacitance	<3 pF

8.2.3 Detailed Design Procedure

The value of the shunt resistor R5 is determined by the maximum peak input voltage of 230 V_{RMS} × 1.1 × $\sqrt{2}$ = 360 V_{PK} and the maximum allowed current of 150 µA. R5 is therefore calculated as 360 V_{PK} / 150 µA = 2.4 MΩ. R5 must be divided into a minimum of five unit resistors of 480 kΩ each to limit the maximum voltage drop per resistor to the allowed 75 V. The closest value from the E96 series is 487 kΩ and, therefore, the total R5 value is 5 × 487 kΩ = 2.43 MΩ.

The two diodes D1 and D2 have a forward-bias voltage from 200 mV to 500 mV at 150-µA forward current, depending on temperature, and therefore satisfy both the minimum required voltage swing and the maximum allowed input voltage at the INP pin.

The reverse-bias capacitance of D1 and D3 of 3 pF (maximum) together with R5 form an input filter with a corner frequency of less than 22.1 kHz or a delay time of approximately 7.2 μ s (maximum). The corner frequency of the low-pass filter can be adjusted down by inserting a small-value capacitor (C6). A larger filter capacitance is preferable to increase noise immunity if the system can tolerate the additional delay. The total delay time of the zero-crossing detection is 7.2 μ s from the input filter plus the propagation delay of the comparator of 320 ns (maximum). The slew rate of the AC line voltage during the zero crossing is 360 V_{PK} × 2 × π × 50 Hz = 113 mV/ μ s. The effective zero-crossing threshold therefore is 113 mV/ μ s (7.2 μ s + 320 ns) = 850 mV.

Table 8-2 summarizes the key parameters of the design.

PARAMETER	VALUE
Shunt resistor value R5	2.43 MΩ (5 × 487 kΩ)
Maximum current through R5	148 µA
Effective switching threshold	±850 mV
Propagation delay	<8 µs



8.2.4 Application Curves

Figure 8-4 shows the typical response of the AMC23C10 to a 400-mV_{PP} sinusoidal input waveform applied to the INP pin, while INN in grounded (0 V). Both outputs switch when the input crosses the 0-V plus comparator hysteresis level.




Figure 8-3. Output Response of the AMC23C10 to a Triangular Input Waveform

Figure 8-4. Output Response of the AMC23C10 to a Sinusoidal Input Waveform

The integrated LDO of the AMC23C10 greatly relaxes the power-supply requirements on the high-voltage side and allows powering the device from non-regulated transformer, charge pump, and bootstrap supplies. As shown in Figure 8-5, the internal LDO provides a stable operating voltage to the internal circuitry, allowing the trip thresholds to remain mostly undisturbed even at ripple voltages of 2 V_{PP} and higher.




Figure 8-5. Trip Threshold Sensitivity to VDD1 Ripple Voltage (f_{RIPPLE} = 10 kHz)

8.3 Best Design Practices

Use a low value pullup resistor (<10 k Ω) on the open-drain output, as explained in the *Digital Outputs* section, to minimize the effect of capacitive coupling on the open-drain signal line during a common-mode transient event.

Use the INP pin as the signal input and the INN pin as the reference or quiet input to the comparator. Keep connections to the inputs short and shielded from noise sources to prevent false triggering of the comparator.



8.4 Power Supply Recommendations

The AMC23C10 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 8-6 shows a decoupling schematic for the AMC23C10.

For high VDD1 supply voltages (>5.5 V) place a 10- Ω resistor (R4) is series with the VDD1 power supply for additional filtering.




Figure 8-6. Decoupling of the AMC23C10

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.5 Layout

8.5.1 Layout Guidelines

Figure 8-7 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC23C10 supply pins) and placement of the other components required by the device.

8.5.2 Layout Example




Figure 8-7. Recommended Layout of the AMC23C10



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, TPSI3050-Q1 Automotive Reinforced Isolated Switch Driver With Integrated 10-V Gate Supply data sheet
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC23C10DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MC23C10	Samples
AMC23C10DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MC23C10	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Feb-2023



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	ll dimensions	are	nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC23C10DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Sep-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC23C10DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

16-Sep-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
AMC23C10DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6

DWV0008A



SOIC - 2.8 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




DWV0008A

EXAMPLE BOARD LAYOUT

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated