SCBS145E - MAY 1992 - REVISED JANUARY 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V) Input and Output Voltages With 3.3-V Vcc)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical Volp (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes **PCB Layout**
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil-Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16374 . . . WD PACKAGE 8N74LVT16374 . . . DQQ OR DL PACKAGE (TOP VIEW)

10E [	1	48 1 1CLK
1Q1	2	47 1D1
1Q2 🛛	3	46 1D2
GND [	4	45 GND
1Q3 🏻	5	44 🛭 1D3
	6	43 1D4
v <sub>cc</sub> []	7	42 V <sub>CC</sub>
1Q5 🛭		41 1D5
106		40 <b>0</b> 1D6
GND [		39 GND
107 🛭		38 🛭 1D7
1Q8 [		37 1D8
2Q1 🏻		36 2D1
2Q2 [		35 2D2
GND [		34 ] GND
2Q3 [		33 2D3
	17	32 2D4
ν <sub>cc</sub> [		31 V <sub>CC</sub>
2Q5 [		30 <b>[</b> ] 2D5
2Q6 [		29 <b>2</b> 2D6
GND [		28 GND
2Q7 [		27 2D7
208	23	26 2D8
2 <u>0E</u> [	24	25 2CLK

### description

The 'LVT16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL Interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated



SCBS145E - MAY 1992 - REVISED JANUARY 1996

### description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16374 is characterized for operation from -40°C to 85°C.

## FUNCTION TABLE (each flip-flop)


	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	H or L	X	Q <sub>0</sub>
н	X	Х	z

### logic symbolt


#### 1ŌË 1EN 48 > C1 1CLK 24 2ŌĒ 2EN 25 2CLK C2 47 2 1D1 1D 1 🗸 101 46 3 1D2 1Q2 44 5 1D3 1Q3 43 6 104 104 41 8 1D5 1Q5 40 9 1D6 1Q6 38 11 1D7 107 37 12 1D8 108 38 13 2D1 2D 2 ▽ 2Q1 35 14 2D2 2Q2 33 16 2D3 2Q3 32 17 2D4 2Q4 30 19 2D5 2Q5 29 20 2D6 206 27 22 2D7 **2Q7** 26 23 2D8 2Q8

## † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



To Seven Other Channels





SCBS145E - MAY 1992 - REVISED JANUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-0.5 V to 4.6 V 0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, Vo (see Note 1)	0.5 V to 7 V
Current into any output in the low state, Io: SN54LVT16374	
SN74LVT16374	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT16374	48 mA
SN74LVT16374	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	0.85 W
DL package	
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and VO > VCC.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
    For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology
     Data Book. literature number SCBD002B.

### recommended operating conditions (see Note 4)

			SN54LV	T16374	SN74LV	UNIT	
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2.7	3.6	2.7	3.6	٧
VIH	High-level input voltage	2		2		٧	
VIL	Low-level input voltage		0.8		0.8	٧	
Vi	Input voltage			5.5		5.5	٧
ЮН	High-level output current			-24		-32	mA
lOL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	-	-55	125	-40	85	•c

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS145E - MAY 1992 - REVISED JANUARY 1996

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

-	ARAMETER	TEST C	ONOITIONS	SNS	4LVT16	374	SN7	4LVT16	374				
		lesi C	ONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
VIK		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧			
		V <sub>CC</sub> = MIN to MAX‡,	l <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	).2		V <sub>CC</sub> -0.2						
VOH		V <sub>CC</sub> = 2.7 V,	IOH = -8 mA	2.4	-		2.4						
voн	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						٧				
		\vCC = 3 v	IOH = -32 mA				2						
		V <sub>CC</sub> = 2.7 V	l <sub>OL</sub> = 100 μA			0.2			0.2				
	VCC = 2:, V		IOL = 24 mA			0.5			0.5				
Voi			I <sub>OL</sub> = 16 mA			0.4			0.4	W			
V <sub>OL</sub>	V <sub>CC</sub> = 3 V	IOL = 32 mA			0.5			0.5	٧				
	VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55								
			I <sub>OL</sub> = 64 mA						0.55				
		V <sub>CC</sub> = 0 or MAX <sup>‡</sup> ,	V <sub>I</sub> = 5.5 V		10				10				
	Control inputs	V <sub>CC</sub> = 3.6 V,	VI = VCC or GND			±1			±1	∣ <b>.</b>			
<del> </del>	Data inputs	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub>			1			1	μА			
	Data inputs	VCC = 3.0 V	V <sub>I</sub> = 0	-5			-5						
l <sub>off</sub>		V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V			±100			±100	μА			
lia in	Data inputs	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75		-	75			μΑ			
l(hold)	Data inputs	ACC = 2 A	V <sub>I</sub> = 2 V	-75	-75			-75					
lozh		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 2.7 V			5			5	μΑ			
<sup>I</sup> OZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5			-5	μΑ			
	Outputs high					0.1			0.1				
ICC	Outputs low	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND	1 <sub>O</sub> = 0,			5			5	mA			
	Outputs disabled	AL ACC OLGINO		0.1		0.1	0.1						
∆I <sub>CC</sub> \$		V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> = 0.1 Other inputs at V <sub>CC</sub> or				0.2			0.2	mA			
Ci		V <sub>I</sub> = 3 V or 0			5			5		pF			
Co		V <sub>O</sub> = 3 V or 0			9.5			9.5		ρF			

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	SN54LVT16374			SN74LVT16374				
			V <sub>CC</sub> = 3.3 V ± 0.3 V				V <sub>CC</sub> = 3.3 ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MiN	MAX	MiN	MAX	MIN	MAX		
1 <sub>clock</sub>	Clock frequency		0	150	0	150	0	150	0	150	MHz	
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns	
t <sub>su</sub>	Setup time, data before CLK↑	High or low	2.8		3.3		2.2		2.6		ns	
th	Hold time, data after CLK↑	High or low	0.6		0.5		0.6		0		ns	



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

### SN54LVT16374, SN74LVT16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS145E - MAY 1992 - REVISED JANUARY 1996


switching characteristics over recommended operating free-air temperature range,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVT16374									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V	CC = 3.3 ± 0.3 V	٧	V <sub>CC</sub> =	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
t <sub>PLH</sub>	CLK	a	1.9	6.6		7.4	1.9	3.6	6.3		7	ns
<sup>t</sup> PHL		"	2.3	6.9		7.5	2.3	4.1	6.6		7.2	2
<sup>t</sup> PZH			1	5.6		6.4	1	2.7	5.3		6.3	ns
<sup>t</sup> PZL	<u>OE</u>	٥	1.3	5.3		6	1.3	2.8	5.1		5.9	113
tPHZ	ŌĒ		1	7.2		8.2	2.7	4.3	6.8		7.6	
<sup>†</sup> PLZ	1 0	Q	2.6	6.1		8.2	2.6	3.9	5.8		5.9	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

SCBS145E - MAY 1992 - REVISED JANUARY 1996

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms