#### TLC254, TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LINCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

- A-Suffix Versions Offer 5-mV VIO
- B-Suffix Versions Offer 2-mV VIO
- Wide Range of Supply Voltages 1.4 V to 16 V
- **True Single-Supply Operation**
- Common-Mode Input Voltage Includes the **Negative Rail**
- Low Noise . . . 25 nV/ $\sqrt{Hz}$  Typ at f = 1 kHz (High-Bias Version)


#### (TOP VIEW) 10UT [ 14 1 40UT 1IN-[] 13 4IN-1IN+[] 3 12 ¶ 4IN+ V<sub>DD</sub> [] 4 11 V<sub>DD</sub>\_/GND 2IN+ [] 5 10 3IN+ 2IN- **1** 6 9**∏** 2IN− 20UT [ 8 3OUT

D. N. OR PW PACKAGE

#### description

The TLC254, TLC254A, TLC254B, TLC25L4, TLC254L4A, TLC254L4B, TLC25M4, TLC25M4A and TL25M4B are low-cost, low-power quad operational amplifiers designed to operate with single or dual supplies. These devices utilize the Texas Instruments silicon gate LinCMOS™

#### symbol (each amplifier)



process, giving them stable input-offset voltages that are available in selected grades of 2, 5, or 10 mV maximum, very high input impedances, and extremely low input offset and bias currents. Because the input common-mode range extends to the negative rail and the power consumption is extremely low, this series is ideally suited for battery-powered or energy-conserving applications. The series offers operation down to a 1.4-V supply, is stable at unity gain, and has excellent noise characteristics.

These devices have internal electrostatic-discharge (ESD) protection circuits that prevent catastrophic failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

Because of the extremely high input impedance and low input bias and offset currents, applications for these devices include many areas that have previously been limited to BIFET and NFET product types. Any circuit using high-impedance elements and requiring small offset errors is a good candidate for cost-effective use of these devices. Many features associated with bipolar technology are available with LinCMOS operational amplifiers without the power penalties of traditional bipolar devices.

#### Available options

	Viemay	PAC	KAGED DEVICES		CHIP FORM
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE PLASTIC DIP (N)		TSSOP (PW)	(Y)
	10 mV	TLC254CD	TLC254CN	TLC254CPW	TLC254Y
	5 mV	TLC254ACD	TLC254ACN	—	—
	2 mV	TLC254BCD	TLC254BCN	—	—
0°C to 70°C	10 mV	TLC25L4CD	TLC25L4CN	TLC25L4CPW	TLC25L4Y
	5 mV	TLC25L4ACD	TLC25L4ACN	—	—
	2 mV	TLC25L2BCD	TLC25L4BCN	—	—
	10 mV	TLC25M4CD	TLC25M4CN	TLC25M4CPW	TLC25M4Y
	5 mV	TLC25M4ACD	TLC25M4ACN	—	—
	2 mV	TLC25M4BCD	TLC25M4BCN	—	—

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC254CDR). Chips are tested at 25°C.

LinCMOS is a trademark of Texas Instruments.



### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### description (continued)

General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are all easily designed with these devices. Remote and inaccessible equipment applications are possible using their low-voltage and low-power capabilities. These devices are well suited to solve the difficult problems associated with single-battery and solar-cell-powered applications. This series includes devices that are characterized for the commercial temperature range and are available in 14-pin plastic dip and the small-outline packages. The device is also available in chip form.


These devices are characterized for operation from 0°C to 70°C.

#### **DEVICE FEATURES**

PARAMETER	TLC25L4_C (LOW BIAS)	TLC25M4_C (MEDIUM BIAS)	TLC254_C (HIGH BIAS)
Supply current (Typ)	40 μΑ	600 μΑ	4000 μΑ
Slew rate (Typ)	0.04 V/μA	0.6 V/μA	4.5 V/μA
Input offset voltage (Max) TLC254C, TLC25L4C, TLC25M4C TLC254AC, TLC25L4AC, TLC25M4AC TLC254BC, TLC25L4BC, TLC25M4BC	10 mV 5 mV 2 mV	10 mV 5 mV 2 mV	10 mV 5 mV 2 mV
Offset voltage drift (Typ)	0.1 μV/month <sup>†</sup>	0.1 μV/month <sup>†</sup>	0.1 μV/month <sup>†</sup>
Offset voltage temperature coefficient (Typ)	0.7 μV/°C	2 μV/°C	5 μV/°C
Input bias current (Typ)	1 pA	1 pA	1 pA
Input offset current (Typ)	1 pA	1 pA	1 pA

<sup>&</sup>lt;sup>†</sup> The long-term drift value applies after the first month.

#### equivalent schematic (each amplifier)




#### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### chip information

These chips, when properly assembled, display characteristics similar to the TLC25\_4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4A, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage (see Note 2)	±18 V
Input voltage range (any input)	0.3 V to 18 V
Duration of short-circuit at (or below) 25°C free-air temperature (see Note 3)	unlimited
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V<sub>DD</sub>\_/GND.
  - 2. Differential voltages are at IN+, with respect to IN-.
  - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
N	1050 mW	9.2 mW/°C	736 mW
PW	700 mW	5.6 mW/°C	448 mW

#### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		1.4	16	V
	/ <sub>DD</sub> = 1.4 V	0	0.2	
Common mode input valtage V/-	/ <sub>DD</sub> = 5 V	-0.2	4	] ,
Common-mode input voltage, V <sub>IC</sub>	/ <sub>DD</sub> = 10 V	-0.2	9	l <sup>v</sup>
	/ <sub>DD</sub> = 16 V	-0.2	14	
Operating free-air temperature, TA		0	70	°C



#### electrical characteristics at specified free-air temperature, $V_{DD} = 1.4 \text{ V}$ (unless otherwise noted)

	PARAMETER	í	TEGT CONDITIONST		TI	LC254_C	3	TL	.C25L4_0	С	TLO	C25M4_	<u>.</u> c	UNIT
	PARAMETER		TEST CONDITIONS†	TA	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		TLC25_4C		25°C			10			10			10	
		11025_40		0°C to 70°C			12			12			12	1
\/10	Input offset voltage	TLC25_4AC	$V_{O} = 0.2 \text{ V},  R_{S} = 50 \Omega$	25°C			5			5			5	mV
VIO	iliput oliset voltage	TLO25_4AC	VO = 0.2  V,  NS = 30.22  J	0°C to 70°C			6.5			6.5			6.5	'''V
		TLC25_4BC	'	25°C			2			2			2	
		TLO25_4BC		0°C to 70°C			3			3			3	L
a <sub>VIO</sub>	Average temperature input offset voltage	coefficient of		25°C to 70°C		1			1			1		μV/°C
1	land offent ourrent		V = 0.0 V	25°C		1	60		1	60		1	60	
liO	Input offset current		V <sub>O</sub> = 0.2 V	0°C to 70°C			300			300			300	pА
1.5	Input bigg current		V2 = 0.2 V	25°C		1	60		1	60		1	60	
lΒ	Input bias current		V <sub>O</sub> = 0.2 V	0°C to 70°C			600			600			600	pА
VICR	Common-mode input	voltage range		25°C	0 to 0.2			0 to 0.2			0 to 0.2			V
VOM	Peak output voltage sv	wing <sup>‡</sup>	V <sub>ID</sub> = 100 mV	25°C	450	700		450	700		450	700		mV
A <sub>VD</sub>	Large-signal differentia	al voltage	$V_O$ = 100 to 300 mV, R <sub>S</sub> = 50 $\Omega$	25°C		10			20			20		V/mV
CMRR	Common-mode rejecti	ion ratio	$V_O = 0.2 \text{ V},$ $V_{IC} = V_{ICR} \text{min}$	25°C	60	77		60	77		60	77		dB
$I_{DD}$	Supply current	'	$V_O = 0.2 \text{ V}$ , No load	25°C		600	750		50	68		400	500	μΑ

<sup>†</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Unless otherwise noted, an output load resistor is connected from the output to ground and has the following value: for low bias,  $R_L = 1 \text{ M}\Omega$ , for medium bias  $R_L = 100 \text{ k}\Omega$ , and for high bias  $R_L = 10 \text{ k}\Omega$ .

#### <sup>‡</sup> The output swings to the potential of V<sub>DD</sub>\_/GND.

#### operating characteristics, V<sub>DD</sub> = 1.4 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TLC254_C			TLC25L4_C			TLC25M4_C			UNIT	
FARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT	
SR	Slew rate at unity gain	See Figure 1		0.1			0.001			0.01		V/μs	
B <sub>1</sub>	Unity-gain bandwidth	$A_V = 40 \text{ dB},$ $C_L = 10 \text{ pF},$ $R_S = 50 \Omega,$ See Figure 1		12			12			12		kHz	
	Overshoot factor	See Figure 1		30%			35%	·		35%	·		

SLOS003G – JUNE 1983 – REVISED MARCH 2

O

## TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T <sub>A</sub> †		4, TLC25 .C254B0		UNIT
						MIN	TYP	MAX	
		TLC254C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		1102340	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			12	
VIO	Input offset voltage	TLC254AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	mV
VIO	input onset voltage	TLOZDANO	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			6.5	IIIV
		TLC254BC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.34	2	
		TLC254BC	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			3	
ανιο	Average temperature coefficient offset voltage	ent of input			25°C to 70°C		1.8		μV/°C
l. a	Innut offert gurrent (e.g. Note	4)	V- 25V	\/.a 2.5.\/	25°C		0.1	60	m A
lio	Input offset current (see Note	4)	$V_0 = 2.5 V$ ,	$V_{IC} = 2.5 V$	70°C		7	300	pΑ
1	Input bigg gurrant (age Note	()	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.6	60	<b>~</b> ^
ΙΒ	Input bias current (see Note 4	+)	ν() = 2.5 v,	VIC = 2.5 V	70°C		40	600	pА
	Common-mode input voltage	range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR (see Note 5)		Ü			Full range	-0.2 to 3.5			V
					0°C	3	3.8		
VOH	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	25°C	3.2	3.8		V
					70°C	3	3.8		
					0°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	25°C		0	50	mV
					70°C		0	50	
					0°C	4	27		
A <sub>VD</sub>	Large-signal differential voltage amplification	ge	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 10 \text{ k}\Omega$	25°C	5	23		V/mV
	атриновант				70°C	4	20		
					0°C	60	84		
CMRR	Common-mode rejection ratio	)	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	65	80		dB
					70°C	60	85		
					0°C	60	94		
ksvr	Supply-voltage rejection ratio	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	25°C	65	95		dB
					70°C	60	96		
			V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V,	0°C		3.1	7.2	
$I_{DD}$	Supply current (four amplifier	s)	VO = 2.5 V, No load	v IC = 2.5 v,	25°C		2.7	6.4	mA
				,	70°C		2.3	5.2	

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



## TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T <sub>A</sub> †		C, TLC2 C254B0		UNIT
					7.	MIN	TYP	MAX	
		TLC254C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		1102540	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			12	
V <sub>IO</sub>	Input offset voltage	TLC254AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	mV
1 10	input onset voltage	TEGZS4AG	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			6.5	IIIV
		TLC254BC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.39	2	
		TLC254BC	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			3	
∝VIO	Average temperature coeffi offset voltage	cient of input			25°C to 70°C		2		μV/°C
1	Innut offeet ourrent (e.e. No	to 4\	Vo. 5.V	\/.a	25°C		0.1	60	- ^
ΙO	Input offset current (see No	te 4)	$V_O = 5 V$	$V_{IC} = 5 V$	70°C		7	300	pА
	lanut hian aumant (and Nat	. 4\	V- 5.V	V- 5 V	25°C		0.7	60	^
IB	Input bias current (see Note	e 4)	V <sub>O</sub> = 5 V,	VIC = 5 V	70°C		50	600	pА
	Common-mode input voltage	ne range			25°C	-0.2 to 9	-0.3 to 9.2		.,
VICR	(see Note 5)	, <b>.</b>			Full range	-0.2 to 8.5			V
					0°C	7.8	8.5		
∨он	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	25°C	8	8.5		V
					70°C	7.8	8.4		
					0°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	25°C		0	50	mV
					70°C		0	50	
					0°C	7.5	42		
AVD	Large-signal differential voltage amplification	age	$V_0 = 1 \text{ V to 6 V},$	$R_L = 10 \text{ k}\Omega$	25°C	10	36		V/mV
	априновного				70°C	7.5	32		
					0°C	60	88		
CMRR	Common-mode rejection ra	tio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	65	85		dB
					70°C	60	88		
	Own boards				0°C	60	94		
ksvr	Supply-voltage rejection rat (ΔVDD/ΔVIO)	10	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	25°C	65	95		dB
	(4 * DD/4 * IO/				70°C	60	96		
			V <sub>O</sub> = 5 V,	V: F V	0°C		4.5	8.8	
I <sub>DD</sub>	Supply current (four amplific	ers)	$V_O = 5 V$ , No load	$V_{IC} = 5 V$ ,	25°C		3.8	8	mA
					70°C		3.2	6.8	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



# TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### operating characteristics, $V_{DD} = 5 \text{ V}$

	PARAMETER	TE	TEST CONDITIONS				C, TLC2 .C254B0		UNIT	
						MIN	TYP	MAX		
				V <sub>I(PP)</sub> = 1 V	0°C		4			
				VI(PP) = 1 V	25°C		3.6			
SR Slew rate at unity gain		$R_L = 10 \text{ k}\Omega$ ,	$C_L = 20 pF$ ,	V <sub>I(PP)</sub> = 1 V	70°C		3		V/μs	
Jok	Siew rate at unity gain	See Figure 1			0°C		3.1		ν/μδ	
				$V_{I(PP)} = 2.5 V$	25°C	2.9 2.5				
					70°C		2.5			
٧n	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		25		nV/√ <del>Hz</del>	
		., .,		5	0°C		340			
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 10 \text{ k}\Omega,$	25°C		320		kHz	
		occ riguic r			70°C		260			
					0°C		2			
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	$C_L = 20 pF$ ,	See Figure 1	25°C		1.7		MHz	
					70°C		1.3			
		)/ 40 m)/	( D	0 00 - 5	0°C		47°			
φm	Phase margin	V <sub>I</sub> = 10 mV, See Figure 3	$f = B_1$	$C_L = 20 pF$ ,	25°C		46°			
					70°C		43°			

#### operating characteristics, $V_{DD} = 10 \text{ V}$

	PARAMETER	TE	ST CONDITIO	NS	TA	TLC254 TL	C, TLC2 .C254B0		UNIT
						MIN	TYP	MAX	
					0°C		5.9		
				V <sub>I(PP)</sub> = 1 V	25°C		5.3		
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 20 pF,		70°C		4.3		V/μs
Sk Siew rate at unity gain		See Figure 1			0°C		5.1		ν/μ3
				$V_{I(PP)} = 5.5 V$	25°C		4.6		
					70°C		3.8		
$V_n$	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		25		nV/√ <del>Hz</del>
		., .,	C <sub>L</sub> = 20 pF,	<b>5</b>	0°C		220		
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1		$R_L = 10 \text{ k}\Omega,$	25°C		200		kHz
		Gee rigule r			70°C		140		
					0°C		2.5		
В1	Unity-gain bandwidth	$V_I = 10 \text{ mV},$	$C_L = 20 pF$ ,	See Figure 1	25°C		2.2		MHz
					70°C		1.8		
		V 10 mV	4 D	C. 20 pF	0°C		50°		
φm	Phase margin	V <sub>I</sub> = 10 mV, See Figure 3	$f = B_1$ ,	$C_L = 20 \text{ pF},$	25°C		49°		
		1			70°C		46°		

### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T <sub>A</sub> †	TL	.C25L4C C25L4A C25L4B	С	UNIT
						MIN	TYP	MAX	
		TLC25L4C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		12023240	$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			12	
VIO	Input offset voltage	TLC25L4AC	$V_0 = 1.4 V,$	$V_{IC} = 0$ ,	25°C		0.9	5	mV
1 10	input onset voltage	TEGZSE4AG	$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			6.5	IIIV
		TLC25L4BC	$V_0 = 1.4 V$ ,	$V_{IC} = 0$ ,	25°C		0.24	2	
		TEG23E4BC	$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			3	
∝VIO	Average temperature coeffi offset voltage	cient of input			25°C to 70°C		1.1		μV/°C
1	Innut offeet ourrent (e.e. No	to 4\	V- 25V	V:- 25V	25°C		0.1	60	<b>~</b> Λ
IIO	Input offset current (see No	te 4)	$V_0 = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	70°C		7	300	pΑ
	land this summer (see Net	- 4\	V- 05V	V 0.5.V	25°C		0.6	60	^
IB	Input bias current (see Note	<del>2</del> 4)	$V_0 = 2.5 V$ ,	$V_{IC} = 2.5 V$	70°C		40	600	pΑ
V	Common-mode input voltag	ge range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	,			Full range	-0.2 to 3.5			V
					0°C	3	4.1		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	25°C	3.2	4.1		V
					70°C	3	4.2		
					0°C		0	50	
VOL	Low-level output voltage		$V_{1D} = -100 \text{ mV},$	$I_{OL} = 0$	25°C		0	50	mV
					70°C		0	50	
					0°C	50	680		
A <sub>VD</sub>	Large-signal differential voluments amplification	age	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	25°C	50	520		V/mV
	ampimoation				70°C	50	380		
					0°C	60	95		
CMRR	Common-mode rejection ra	tio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	65	94		dB
					70°C	60	95		
	Ourantic college and make of the const				0°C	60	97		
ksvr	Supply-voltage rejection rat (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	.IO	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	25°C	70	98		dB
	( DD10)				70°C	60	97		
			Vo = 25 V	V <sub>IC</sub> = 2.5 V,	0°C		48	84	
lDD	Supply current (four amplifi	ers)	V <sub>O</sub> = 2.5 V, No load	vIC = 2.5 V,	25°C		40	68	μΑ
					70°C		31	56	

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



# TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T <sub>A</sub> †	TL	-C25L40 C25L4A C25L4B	С	UNIT
						MIN	TYP	MAX	
		TLC25L4C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		1.1	10	
		12020210	$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			12	
VIO	Input offset voltage	TLC25L4AC	$V_0 = 1.4 V,$	$V_{IC} = 0$ ,	25°C		0.9	5	mV
1,10	input onoot voltago	120202 17 (0	$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			6.5	
		TLC25L4BC	$V_0 = 1.4 V,$	$V_{IC} = 0$ ,	25°C		0.26	2	
			$R_S = 50 \Omega$ ,	$R_L = 1 M\Omega$	Full range			3	
αVIO	Average temperature coeffi input offset voltage	cient of			25°C to 70°C		1		μV/°C
lio.	Input offset current (see No	to 4)	V <sub>O</sub> = 5 V,	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25°C		0.1	60	nΛ
ΙO	Input offset current (see No	le 4)	VO = 5 V,	$V_{IC} = 5 V$	70°C		7	300	pΑ
lin.	Input bias current (see Note	s 4)	V <sub>O</sub> = 5 V,	V10 - 5 V	25°C		0.7	60	pA
IВ	input bias current (see Note	<del>= 4)</del>	VO = 5 V,	V <sub>IC</sub> =.5 V	70°C		50	600	PΑ
	Common-mode input voltag	na ranga (saa			25°C	-0.2 to	-0.3 to 9.2		V
VICR	Note 5)	ge runge (see			Full range	-0.2 to 8.5			V
					0°C	7.8	8.9		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	25°C	8	8.9		V
					70°C	7.8	8.9		
					0°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	25°C		0	50	mV
					70°C		0	50	
	Large signal differential volt	togo			0°C	50	1025		
AVD	Large-signal differential volt amplification	laye	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	25°C	50	870		V/mV
					70°C	50	660		
					0°C	60	97		
CMRR	Common-mode rejection ra	tio	VIC = VICRmin		25°C	65	97		dB
					70°C	60	97		
	Supply-voltage rejection rat	io			0°C	60	97		
k <sub>SVR</sub>	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	.iO	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	25°C	70	97		dB
	(ZADD\ZAIO)				70°C	60	98		
			Vo = 5 V	V10 = 5 V	0°C		72	132	
IDD	Supply current (four amplific	$V_O = 5 V$ , No load	$V_{IC} = 5 V$	25°C		57	92	μΑ	
					70°C		44	80	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



# TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### operating characteristics, $V_{DD} = 5 V$

	PARAMETER	TE	ST CONDITION	ıs	TA	TLC25L4C TLC25L4AC TLC25L4BC			UNIT	
						MIN	TYP	MAX		
					0°C		0.04			
				V <sub>I(PP)</sub> = 1 V	25°C		0.03			
SR	Slew rate at unity gain	$R_L = 1 M\Omega$ ,	$C_L = 20 pF$ ,		70°C		0.03		V/μs	
Jok	Siew rate at unity gain	See Figure 1			0°C		0.03		ν/μ5	
				$V_{I(PP)} = 2.5 V$	25°C	0.03				
					70°C		0.02			
Vn	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		70		nV/√ <del>Hz</del>	
		l., .,	0 00 5	<b>D</b> 4140	0°C		6			
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 1 M\Omega$ ,	25°C		5		kHz	
		occ riguic r			70°C		4.5			
					0°C		100			
B <sub>1</sub>	Unity-gain bandwidth	$V_I = 10 \text{ mV},$	$C_L = 20 pF$ ,	See Figure 1	25°C		85		kHz	
					70°C		65			
		\/: 40 m\/	4 D.	C: 20 pF	0°C		36°			
φm		V <sub>I</sub> = 10 mV, See Figure 3	$f = B_{1}$	$C_L = 20 pF,$	25°C		34°			
				70°C		30°				

#### operating characteristics, $V_{DD} = 10 \text{ V}$

	PARAMETER	TE	ST CONDITION	ıs	TA	TL TL(	С	UNIT		
						MIN	TYP	MAX		
					0°C		0.05			
				V <sub>I(PP)</sub> = 1 V	25°C		0.05			
SR	Slew rate at unity gain	_	$C_L = 20 pF$ ,		70°C		0.04	0.04		
Jok	Siew rate at unity gain	See Figure 1			0°C		0.05			
				$V_{I(PP)} = 5.5 V$	25°C	0.04				
					70°C					
٧n	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		70		nV/√ <del>Hz</del>	
		., .,			0°C		1.3			
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 1 M\Omega$ ,	25°C		1		kHz	
		occ riguic r			70°C		0.9			
					0°C		125			
B <sub>1</sub>	Unity-gain bandwidth	$V_{I} = 10 \text{ mV},$	$C_{L} = 20 pF$ ,	See Figure 1	25°C		110		kHz	
					70°C		90			
		)/ <sub>-</sub> 40 m)/	, D	C 20 = E	0°C		40°			
φm	φ <sub>m</sub> Phase margin	V <sub>I</sub> = 10 mV, See Figure 3	$f = B_1$	$C_L = 20 \text{ pF},$	25°C	°C 38°				
		l seriguio o		,	70°C		34°			

# TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T <sub>A</sub> †	TLO	.C25M40 C25M4A C25M4B	C	UNIT
						MIN	TYP	MAX	
		TLC25M4C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		TLG25W4C	$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			12	
VIO	Input offset voltage	TLC25M4AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	mV
۷IO	input onset voltage	TEG25IVI4AC	$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	1117
		TLC25M4BC	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		0.25	2	
		TEG25W4BC	$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			3	
∝VIO	Average temperature c	oefficient of			25°C to		1.7		μV/°C
۷10	input offset voltage				70°C				μνν
lio	Input offset current (see	e Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.1	60	pА
-10			10 =:0 1,	-10 =.0 .	70°C		7	300	P/ ·
Iв	Input bias current (see	Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.6	60	pА
ID	input blue durient (ecc	11010 4)	V() = 2.0 V,	VIC = 2.0 V	70°C		40	600	Ρ/ \
						-0.2	-0.3		l
					25°C	t0 4	to 4.2		V
VICR	Common-mode input v (see Note 5)	oltage range				-0.2	4.2		
	(300 14010 3)				Full range	-0.2 to			V
						3.5			
					0°C	3	3.9		
Vон	High-level output voltage	ge	$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	25°C	3.2	3.9		V
					70°C	3	4		
					0°C		0	50	
$V_{OL}$	Low-level output voltag	е	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	25°C		0	50	mV
					70°C		0	50	
					0°C	15	200		
$A_{VD}$	Large-signal differentia amplification	l voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	25°C	25	170		V/mV
	amplification				70°C	15	140		
					0°C	60	91		
CMRR	Common-mode rejection	on ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	65	91		dB
					70°C	60	92		
			1		0°C	60	92		
ksvr	Supply-voltage rejection ratio		$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	25°C	70	93		dB
J.,,	$(\Delta V_{DD}/\Delta V_{IO})$			~	70°C	60	94		
					0°C		500	1280	
$I_{DD}$	Supply current (four an	nplifiers)	$V_{O} = 2.5 \text{ V},$ $V_{IC} = 2.5 \text{ V},$	$V_{IC} = 2.5 V$ ,	25°C		420	1120	μΑ
50	.,,	. ,	No load				340	880	'

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	T <sub>A</sub> †	TL	.C25M40 C25M4A C25M4B	С	UNIT
		•				MIN	TYP	MAX	
		TLC25M4C	$V_0 = 1.4 V$ ,	$V_{IC} = 0$ ,	25°C		1.1	10	
			$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			12	
VIO	Input offset voltage	TLC25M4AC	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$ ,	25°C		0.9	5	mV
"	,		$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
		TLC25M4BC	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$ ,	25°C		0.26	2	
			$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range			3	
αVIO	Average temperature coeffi offset voltage	cient of input			25°C to 70°C		2.1		μV/°C
lio.	Input offset current (see No	to 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.1	60	pА
IIO	input onset current (see No	te 4)	ν() = 3 ν,	VIC = 2 V	70°C		7	300	PΑ
l.p	Input bias current (see Note	. 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.7	60	pА
lВ	input bias current (see Note	<del>, 4)</del>	ν() = 3 ν,	VIC = 2 V	70°C		50	600	PΑ
	Common-mode input voltace	ue range (see			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	Common-mode input voltage range (see Note 5)				Full range	-0.2 to 8.5			V
					0°C	7.8	8.7		
∨он	High-level output voltage		$V_{ID} = 100 \text{ mV}, R_L = 10$		25°C	8	8.7		V
					70°C	7.8	8.7		
					0°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	25°C		0	50	mV
					70°C		0	50	
					0°C	15	320		
AVD	Large-signal differential volt amplification	age	$V_0 = 1 \text{ V to 6 V},$	$R_L = 100 \text{ k}\Omega$	25°C	25	275		V/mV
	атриновного				70°C	15	230		
					0°C	60	94		
CMRR	Common-mode rejection ra	tio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	65	94		dB
					70°C	60	94		
					0°C	60	92		
k <sub>SVR</sub>	Supply-voltage rejection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ )		$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	25°C	70	93		dB
				70°C	60	94			
			V:0 - F.V	0°C		690	1600		
lDD	Supply current (four amplific	$V_O = 5 V$ , $V_{IC} = 5 V$	$V_{IC} = 5 V$ ,	25°C		570	1200	μΑ	
			70°C		440	1120			

† Full range is 0°C to 70°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



# TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS<sup>TM</sup> QUAD OPERATIONAL AMPLIFIERS SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### operating characteristics, $V_{DD} = 5 \text{ V}$

	PARAMETER	ті	EST CONDITIO	NS	TA	TL TL( TL(	C	UNIT	
						MIN	TYP	MAX	
				., ,,,	0°C		0.46		V/μs
				$V_{I(PP)} = 1 V$	25°C		0.43		V/μs
SR	Slew rate at unity gain		2, C <sub>L</sub> = 20 pF, 1		70°C		0.36		
J SIX	Siew rate at unity gain	See Figure 1			0°C		0.43		V/μs
				$V_{I(PP)} = 2.5 V$	25°C	0.40			ν/μ5
					70°C		0.34		
Vn	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		32		nV/√ <del>Hz</del>
		., .,			0°C		60		
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 100 \text{ k}\Omega,$	25°C		55		kHz
		occ riguic r			70°C		50		
					0°C		610		
B <sub>1</sub>	Unity-gain bandwidth	$V_I = 10 \text{ mV},$	$C_L = 20 pF$ ,	See Figure 1	25°C		525		kHz
	Δ Phase margin				70°C		400		
		V: 10 mV	4 D.	C: 20 pF	0°C		41°		
φm		$V_I = 10 \text{ mV}, \qquad f = B_1,$ See Figure 3		$C_L = 20 pF$ ,	25°C		40°		
					70°C		39°		

#### operating characteristics, $V_{DD} = 10 \text{ V}$

	PARAMETER	TE	ST CONDITION	ıs	TA	TL TL(	C	UNIT	
						MIN	TYP	MAX	
					0°C		0.67		
				V <sub>I(PP)</sub> = 1 V	25°C		0.62		
SR	Slew rate at unity gain	_	$C_L = 20 \text{ pF},$		70°C	0.51			V/μs
J SIX	Siew rate at unity gain	See Figure 1			0°C	0.61			ν/μ5
				$V_{I(PP)} = 5.5 \text{ V}$	25°C				
					70°C	0.46			
Vn	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2	25°C		32		nV/√ <del>Hz</del>
		., .,			0°C		40		
ВОМ	Maximum output-swing bandwidth	VO = VOH, See Figure 1	$C_L = 20 pF$ ,	$R_L = 100 \text{ k}\Omega,$	25°C		35		kHz
		See rigure r			70°C		30		
					0°C		710		
B <sub>1</sub>	Unity-gain bandwidth	$V_{ } = 10 \text{ mV},$	$C_L = 20 pF$ ,	See Figure 1	25°C		635		kHz
					70°C		510		
		10 11	, D	0 00 - 5	0°C		44°		
I d Phase margin	$V_I = 10 \text{ mV}, \qquad f = B_1, \qquad C$ See Figure 3		$C_L = 20 \text{ pF},$	25°C	C 43°				
		2001 19410 0		70°C		42°			

#### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### electrical characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	DADAMETED	TEST	Т	LC254Y	′	T	LC25L4	Υ	Τι	_C25M4	Υ	UNIT
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
VIO	Input offset voltage	$V_O = 1.4 \text{ V},$ $V_{IC} = 0 \text{ V},$ $R_S = 50 \Omega,$ See Note 6		1.1	10		1.1	10		1.1	10	mV
ανιο	Average temperature coefficient of input offset voltage			1.8			1.1			1.7		μV/°C
IIO	Input offset current (see Note 4)	$V_O = V_{DD}/2,$ $V_{IC} = V_{DD}/2$		0.1	60		0.1	60		0.1	60	pA
I <sub>IB</sub>	Input bias current (see Note 4)	$V_O = V_{DD}/2,$ $V_{IC} = V_{DD}/2$		0.6	60		0.6	60		0.6	60	pA
VICR	Common-mode input voltage range (see Note 5)		-0.2 to 4	-0.3 to 4.2		-0.2 to 4	-0.3 to 4.2		-0.2 to 4	-0.3 to 4.2		٧
Vон	High-level output voltage	$V_{ID} = 100 \text{ mV},$ $R_L = 100 \text{ k}\Omega$	3.2	3.8		3.2	4.1		3.2	3.9		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 0$		0	50		0	50		0	50	mV
A <sub>VD</sub>	Large-signal differential voltage amplification	V <sub>O</sub> = 0.25 V, See Note 6	5	23		50	520		25	170		V/mV
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min	65	80		65	94		65	91		dB
ksvr	Supply-voltage rejection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ )	$V_{DD} = 5 \text{ V to } 10 \text{ V},$ $V_{O} = 1.4 \text{ V}$	65	95		70	97		70	93		dB
I <sub>DD</sub>	Supply current	$V_O = V_{DD}/2,$ $V_{IC} = V_{DD}/2,$ No load		2.7	6.4		0.04	0.068		0.42	1.12	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

#### operating characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C

_	ARAMETER	TEST CO	ONDITIONS	Т	LC254Y	,	TI	_C25L4	Υ	TL	.C25M4	Υ	UNIT
	ARAMETER	IESI CC	DNDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at	C <sub>L</sub> = 20 pF,	V <sub>I(PP)</sub> = 1 V		3.6			0.03			0.43		V/μs
SK .	unity gain	See Note 6	$V_{I(PP)} = 2.5 \text{ V}$		2.9			0.03			0.40		ν/μδ
Vn	Equivalent input noise voltage	f = 1 kHz,	R <sub>S</sub> = 20 Ω		2.5			70			32		nV/√ <del>Hz</del>
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 20 pF,		320			5			55		kHz
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	C <sub>L</sub> = 20 pF		1.7			0.085			0.525		MHz
φm	Phase margin	f = B <sub>1</sub> , C <sub>L</sub> = 20 pF	V <sub>I</sub> = 10 mV,		46°			34°			40°	·	

NOTE 6: For low-bias mode,  $R_L = 1 \text{ M}\Omega$ , for medium-bias mode,  $R_L = 100 \text{ k}\Omega$ , and for high-bias mode,  $R_L = 10 \text{ k}\Omega$ .



<sup>5.</sup> This range also applies to each input individually.

<sup>6.</sup> For low-bias mode, R<sub>L</sub> = 1 M $\Omega$ , for medium-bias mode, R<sub>L</sub> = 100 k $\Omega$ , and for high-bias mode, R<sub>L</sub> = 10 k $\Omega$ .

SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### PARAMETER MEASUREMENT INFORMATION

#### single-supply versus split-supply test circuits

Because the TLC25\_4, TLC25\_4A, and TLC25\_4B are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier



SLOS003G – JUNE 1983 – REVISED MARCH 2001

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

				FIGURE
IDD	Supply current		vs Supply voltage vs Free-air temperature	4 5
		Low bias	vs Frequency	6
$A_{VD}$	Large-signal differential voltage amplification	Medium bias	vs Frequency	7
		High bias	vs Frequency	8
		Low bias	vs Frequency	6
	Phase shift	Medium bias	vs Frequency	7
		High bias	vs Frequency	8

#### SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 4

#### SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 5

#### TYPICAL CHARACTERISTICS

#### LOW-BIAS LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 6

### MEDIUM-BIAS LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 7



SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### TYPICAL CHARACTERISTICS

### HIGH-BIAS LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 8

#### TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS™ QUAD OPERATIONAL AMPLIFIERS

SLOS003G - JUNE 1983 - REVISED MARCH 2001

#### APPLICATION INFORMATION

#### latch-up avoidance

Junction-isolated CMOS circuits have an inherent parasitic PNPN structure that can function as an SCR. Under certain conditions, this SCR may be triggered into a low-impedance state, resulting in excessive supply current. To avoid such conditions, no voltage greater than 0.3 V beyond the supply rails should be applied to any pin. In general, the operational amplifiers supplies should be established simultaneously with, or before, application of any input signals.

#### output stage considerations

The amplifier's output stage consists of a source-follower-connected pullup transistor and an open-drain pulldown transistor. The high-level output voltage ( $V_{OH}$ ) is virtually independent of the  $I_{DD}$  selection and increases with higher values of  $V_{DD}$  and reduced output loading. The low-level output voltage ( $V_{OL}$ ) decreases with reduced output current and higher input common-mode voltage. With no load,  $V_{OL}$  is essentially equal to the potential of  $V_{DD}$ –/GND.

#### supply configurations

Even though the TLC25\_4C series is are characterized for single-supply operation, they can be used effectively in a split-supply configuration if the input common-mode voltage ( $V_{ICR}$ ), output swing ( $V_{OL}$  and  $V_{OH}$ ), and supply voltage limits are not exceeded.

#### circuit layout precautions

Whenever extremely high circuit impedances are used, care must be exercised in layout, construction, board cleanliness, and supply filtering to avoid hum and noise pickup as well as excessive dc leakages.



www.ti.com 14-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC254ACD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC254AC	
TLC254BCD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC254BC	
TLC254BCN	LIFEBUY	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC254BCN	
TLC254CD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC254C	
TLC254CN	LIFEBUY	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC254CN	
TLC254CNE4	LIFEBUY	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC254CN	
TLC25L4BCD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	25L4BC	
TLC25L4CD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC25L4C	
TLC25M4CD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC25M4C	
TLC25M4CN	LIFEBUY	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC25M4CN	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Sep-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC254ACD	D	SOIC	14	50	505.46	6.76	3810	4
TLC254BCD	D	SOIC	14	50	505.46	6.76	3810	4
TLC254BCN	N	PDIP	14	25	506	13.97	11230	4.32
TLC254CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC254CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC254CNE4	N	PDIP	14	25	506	13.97	11230	4.32
TLC25L4BCD	D	SOIC	14	50	505.46	6.76	3810	4
TLC25L4CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC25M4CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC25M4CN	N	PDIP	14	25	506	13.97	11230	4.32

#### D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated