SCDS005J - MARCH 1993 - REVISED DECEMBER 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion
- Package Options Include Plastic Shrink Small-Outline (DB, DBQ), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

### description

The SN74CBT6800 provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows bidirectional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

DB, DBQ, DW, OR PW PACKAGE (TOP VIEW) 24 V<sub>CC</sub>  $\overline{ON}$ Α1 23 B1 Α2 22 B2 3 АЗ 21 B3 A4 20 B4 19 B5 A5 A6 18 **∏** B6 A7 17 **∏** B7 16 B8 Α8 Α9 15 **∏** B9 10 14 **∏** B10 А10 П 11 **GND** 13 BIASV 12


The SN74CBT6800 is organized as one 10-bit switch with a single enable  $(\overline{ON})$  input. When  $\overline{ON}$  is low, the switch is on and port A is connected to port B. When  $\overline{ON}$  is high, the switch between port A and port B is open and the B port is precharged to BIASV through the equivalent of a 10-k $\Omega$  resistor.

The SN74CBT6800 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE**

ON	B1-B10	FUNCTION			
L	A1-A10	Connect			
Н	BIASV	Precharge			

### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS005J - MARCH 1993 - REVISED DECEMBER 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		. $-0.5 \text{ V}$ to 7 V
Bias voltage range, BIASV		. $$ –0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		. $$ –0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DB package	104°C/W
	DBQ package	103°C/W
	DW package	81°C/W
	PW package	120°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
BIASV	Supply voltage	1.3	VCC	V
VIH	High-level control input voltage	2		V
V <sub>IL</sub>	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	MIN	TYP‡	MAX	UNIT			
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V or GND				±5	μΑ
lo		$V_{CC} = 4.5 \text{ V},$	BIASV = 2.4 V,	VO= 0	0.25			mA
Icc		V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			50	μΑ
Δlcc§	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 2.7 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				3.5		pF
C <sub>o(OFF)</sub>		$V_0 = 3 \text{ V or } 0,$	Switch off			4.5		pF
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		14	20	
r <sub>on</sub> ¶			V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA		5	7	Ω
		V <sub>CC</sub> = 4.5 V	V  = 0	I <sub>I</sub> = 30 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

 $<sup>\</sup>S$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

<sup>¶</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS005J - MARCH 1993 - REVISED DECEMBER 1998

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4 V	V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	OONDITIONS	(1141 01)	(0011 01)	MIN MAX	MIN	MAX	
t <sub>pd</sub> †		A or B	B or A	0.35		0.25	ns
<sup>t</sup> PZH	BIASV = GND	ON	A or B	9.1	3.1	8.1	20
<sup>t</sup> PZL	BIASV = 3 V	ON	AUB	9.6	3.6	8.6	ns
<sup>t</sup> PHZ	BIASV = GND	ŌN	A or B	5.9	2.7	6.1	200
t <sub>PLZ</sub>	BIASV = 3 V	ON	AUB	6.4	3	7.3	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

#### PARAMETER MEASUREMENT INFORMATION **TEST** S1 Open 500 $\Omega$ From Output Open tpd GND **Under Test** tPLZ/tPZL 7 V tPHZ/tPZH Open $C_L = 50 pF$ 500 $\Omega$ (see Note A) Output 3 V Control 1.5 V 1.5 V (low-level **LOAD CIRCUIT** enabling) **tPLZ** Output 3.5 V Waveform 1 Input V<sub>OL</sub> + 0.3 V 1.5 V S1 at 7 V 1.5 V VoL (see Note B) n v tpHZ <sup>t</sup>PZH **tPLH** <sup>t</sup>PHL Output ۷он $V_{OH}$ V<sub>OH</sub> - 0.3 V Waveform 2 Output 1.5 V S1 at Open VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

* Texas Instruments	THE WORLI	D LEADER I	N DSP AND	ANALOG
Products Go	Developmen	t Tools 🔽	Applicat	ions
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

# SN74CBT6800, 10-Bit FET Bus Switch With Precharged Outputs For Live Insertion

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74CBT6800			
Voltage Nodes (V)	5			
Vcc range (V)	4.0 to 5.5			
No. of Bits	10			
ron(max) (ohms)	7			
tpd(max) (ns)	0.25			

FEATURES Back to Top

- 5- Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion
- Package Options Include Plastic Shrink Small-Outline (DB, DBQ), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

**DESCRIPTION**<u>Back to Top</u>

The SN74CBT6800 provides ten bits of high-speed TTL-compatible bus switching. The low onstate resistance of the switch allows bidirectional connections to be made while adding nearzero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

The SN74CBT6800 is organized as one 10-bit switch with a single enable (ON\) input. When ON\ is low, the switch is on and port A is connected to port B. When ON\ is high, the switch between port A and port B is open and the B port is precharged to BIASV through the equivalent of a  $10-k\ \Omega$  resistor.

The SN74CBT6800 is characterized for operation from -40°C to 85°C.

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: scds005j.pdf (61 KB) (Updated: 12/14/1998)

Full datasheet in Zipped PostScript: <a href="mailto:scds005j.psz">scds005j.psz</a> (61 KB)

### **APPLICATION NOTES**

Back to Top

View Application Reports for <u>Digital Logic</u>

- 5-V To 3.3-V Translation With The SN74CBTD3384 (SCDA003B Updated: 03/01/1997)
- <u>Flexible Voltage-Level Translation With CBT Family Devices</u> (SCDA006 Updated: 07/20/1999)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 Updated: 12/01/1997)
- <u>Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices</u> (SCEA005 Updated: 12/01/1997)
- <u>SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation</u> (SCDA002A Updated: 08/01/1996)
- <u>TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset</u> (SCCA001 Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A Updated: 06/01/1995)
- <u>Texas Instruments Solution for Undershoot Protection for Bus Switches</u> (SCDA007 -Updated: 04/13/2000)
- <u>Understanding Advanced Bus-Interface Products Design Guide</u> (SCAA029, 253 KB Updated: 05/01/1996)

## **RELATED DOCUMENTS**

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES <u>Back to Top</u>

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74CBT6800DW	<u>DW</u>	24	-40 TO 85	ACTIVE	Request Samples
SN74CBT6800PWLE	<u>PW</u>	24	-40 TO 85	OBSOLETE	

### PRICING/AVAILABILITY

▲Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT OTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74CBT6800DBLE	<u>DB</u>	24	-40 TO 85	OBSOLETE			
SN74CBT6800DBQR	<u>DBQ</u>	24	-40 TO 85	ACTIVE	1.09	2500	Check stock or order

# 3 of 3

SN74CBT6800DBR	<u>DB</u>	24	-40 TO 85	ACTIVE	1.09	2000	Check stock or order
SN74CBT6800DGVR	<u>DGV</u>	24	-40 TO 85	ACTIVE	1.25	2000	Check stock or order
SN74CBT6800DW	<u>DW</u>	24	-40 TO 85	ACTIVE	1.09	25	Check stock or order
SN74CBT6800DWR	<u>DW</u>	24	-40 TO 85	ACTIVE	1.15	2000	Check stock or order
SN74CBT6800PWLE	<u>PW</u>	24	-40 TO 85	OBSOLETE			
SN74CBT6800PWR	<u>PW</u>	24	-40 TO 85	ACTIVE	1.09	2000	Check stock or order

Table Data Updated on: 11/15/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>