

### • General Description

The AGM420MAP combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ .

This device is ideal for load switch and battery protection applications.

### • Features

- Advance high cell density Trench technology
- Low  $R_{DS(ON)}$  to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


### • Application

- MB/VGA Vcore
- SMPS 2<sup>nd</sup> Synchronous Rectifier
- POL application
- BLDC Motor driver

### Product Summary

BVDSS	RDSON	ID
40V	16mΩ	13.5A
-40V	42mΩ	-10.8A

### PDFN3.3\*3.3 Pin Configuration



### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM420MAP	AGM420MAP	PDFN3.3*3.3	330mm	12mm	5000

**Table 1. Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ )**

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
$V_{DS}$	Drain-Source Voltage ( $V_{GS}=0V$ )	40	-40	V
$V_{GS}$	Gate-Source Voltage ( $V_{DS}=0V$ )	$\pm 20$	$\pm 20$	V
$I_D$	Drain Current-Continuous( $T_c=25^\circ\text{C}$ ) (Note 1)	13.5	-10.8	A
	Drain Current-Continuous( $T_c=100^\circ\text{C}$ )	9.3	-9.2	A
IDM (pluse)	Drain Current-Continuous@ Current-Pulsed (Note 2)	54	-43.2	A
$P_D$	Total Power Dissipation( $T_c=25^\circ\text{C}$ )	2.5	2.5	W
	Total Power Dissipation( $T_c=100^\circ\text{C}$ )	1.0	1.0	W
EAS	Avalanche energy (Note 3)	15.8	21	mJ
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	-55 To 150	-55 To 150	$^\circ\text{C}$

**Table 2. Thermal Characteristic**

Symbol	Parameter	Typ	Max	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>	---	85	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	50	$^\circ\text{C/W}$

**Table 3. N- Channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>On/Off States</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	40	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=40V,VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	1.0	1.8	2.5	V
gFS	Forward Transconductance	VDS=5V,ID=4A	--	7	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=5A	--	16	19	mΩ
		VGS=4.5V, ID=4A	--	21	28	mΩ
<b>Dynamic Characteristics</b>						
Ciss	Input Capacitance	VDS=20V,VGS=0V, F=1MHZ	--	516	--	pF
Coss	Output Capacitance		--	82	--	pF
Crss	Reverse Transfer Capacitance		--	43	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	--	--	Ω
<b>Switching Times</b>						
td(on)	Turn-on Delay Time	VGS=10V,VDS=15V, RL=2.5Ω,RGEN=3Ω	--	4.5	--	nS
tr	Turn-on Rise Time		--	2.5	--	nS
td(off)	Turn-Off Delay Time		--	14.5	--	nS
tf	Turn-Off Fall Time		--	3.5	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=20V, ID=6A	--	8.9	--	nC
Qgs	Gate-Source Charge		--	2.4	--	nC
Qgd	Gate-Drain Charge		--	1.4	--	nC
<b>Source-Drain Diode Characteristics</b>						
ISD	Source-Drain Current(Body Diode)		--	--	13.5	A
VSD	Forward on Voltage	VGS=0V,IS=5A	--	0.8	1.2	V
trr	Reverse Recovery Time	IF=5A , di/dt=100A/μs ,	--	--	--	ns
Qrr	Reverse Recovery Charge	TJ=25°C	--	--	--	nc

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T<sub>J</sub>=25°C

**Table 3. P-Channel Electrical Characteristics (TA=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>On/Off States</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=-250μA	-40	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=-40V,VGS=0V	--	--	-1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=-250μA	-1.2	--	-2.5	V
gFS	Forward Transconductance	VDS=-10V,ID=-3A	--	6	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=-10V, ID=-4A	--	42	50	mΩ
		VGS=-4.5V, ID=-3A	--	52	64	mΩ
<b>Dynamic Characteristics</b>						
Ciss	Input Capacitance	VGS=0V, F=1MHZ	--	750	--	pF
Coss	Output Capacitance		--	105	--	pF
Crss	Reverse Transfer Capacitance		--	64	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHZ	--	--	--	Ω
<b>Switching Times</b>						
td(on)	Turn-on Delay Time	VGS=-10V,VDS=-20V, ID=-10A,RGEN=6.8Ω	--	7.2	--	nS
tr	Turn-on Rise Time		--	14	--	nS
td(off)	Turn-Off Delay Time		--	21	--	nS
tf	Turn-Off Fall Time		--	8.1	--	nS
Qg	Total Gate Charge	VGS=-10V, VDS=-25V, ID=-6A	--	20	--	nC
Qgs	Gate-Source Charge		--	8.0	--	nC
Qgd	Gate-Drain Charge		--	11	--	nC
<b>Source-Drain Diode Characteristics</b>						
ISD	Source-Drain Current(Body Diode)		--	--	-10.8	A
VSD	Forward on Voltage	VGS=0V,IS=-4A	--	--	-1.2	V
trr	Reverse Recovery Time	IF=-4A , dI/dt=100A/μs , TJ=25°C	--	--	--	ns
Qrr	Reverse Recovery Charge		--	--	--	nc

Notes 1.The maximum current rating is package limited.

Notes2.Repetitive Rating: Pulse width limited by maximum junction temperature Notes

3.EAS condition: TJ=25°C

## N- Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Output Characteristics




Figure 4 Transfer Characteristics




Figure 5 Drain-Source On-Resistance











Figure 6 Drain-Source On-Resistance


**Figure 7 Rdson vs Vgs**

**Figure 8 Power Dissipation**

**Figure 9 Gate Charge**

**Figure 10 Source- Drain Diode Forward**

**Figure 11 Capacitance vs Vds**

**Figure 12 Safe Operation Area**



**Figure 13 Normalized Maximum Transient Thermal Impedance**

Fig.1 Power Dissipation Derating Curve




Fig.2 Typical output Characteristics




Fig.3 Threshold Voltage V.S Junction Temperature




Fig.4 Resistance V.S Drain Current




Fig.5 On-Resistance VS Gate Source Voltage




Fig.6 On-Resistance V.S Junction Temperature




Fig.7 Switching Time Measurement Circuit




Fig.8 Gate Charge Waveform




Fig.9 Switching Time Measurement Circuit




Fig.10 Gate Charge Waveform




Fig.11 Avalanche Measurement Circuit











Fig.12 Avalanche Waveform





**•Dimensions (PDFN3.3×3.3)**


SYMBOL	MILLIMETER	
	MIN	MAX
A	0.700	0.900
A1	0.152 REF.	
A2	0°0.05	
D	3.000	3.200
D1	0.935	1.135
D2	0.280	0.480
E	2.900	3.100
E1	3.150	3.450
E2	1.535	1.935
b	0.200	0.400
e	0.550	0.750
L	0.300	0.500
L1	0.180	0.480
L2	0°0.100	
L3	0°0.100	
H	0.315	0.515
$\theta$	8°	12°



Symbols	Millimeters		
	MIN.	NOM.	MAX.
A	0.65	0.75	0.85
b	0.25	0.30	0.35
C	0.15	0.20	0.25
D	3.00	3.10	3.20
D1	2.40	2.50	2.60
D2/D3	1.00	1.05	1.10
d	0.30	0.40	0.50
E	3.20	3.30	3.40
E1	3.00	3.10	3.20
E2	1.72	1.82	1.92
e	0.65 BSC.		
H1	0.21	0.31	0.41
H2	0.30	0.40	0.50
K	0.67	0.77	0.87
L1/L2	0.10 REF.		
$\theta$	11°	12°	13°
N	0	-	0.15
O	0.2 REF.		


Disclaimer:

The information provided in this document is believed to be accurate and reliable. however, Shenzhen Core Control Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the fourth version issued on August 20th, 2023. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Electronics Technology Co., Ltd. all rights reserved.