

## Description

The UMW IRS2101STR is a high voltage, high speed power MOSFET drivers with dependent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET in the high-side configuration which operates up to 700 V.


## Application

- Motor Control
- Air Conditioners/ Washing Machines
- General Purpose Inverters
- Micro/Mini Inverter Drives

## Features and Benefits

- Floating channel designed for bootstrap operation
- Fully operational to +700 V
- 3.3V, 5V and 15V input logic compatible
- Tolerant to negative transient voltage dV/dt immune
- Allowable negative Vs capability: -9V
- Gate drive supply range from 10V to 20V
- Matched propagation delay for both channels
- Wide operating temperature range -40°C ~125°C
- Typically output Source/Sink current capability: 300mA/600mA

## Functional Block Diagram



## Function Pin Description




Figure7-1 8-Pin SOIC8 Top view

Table7-1 Lead Definitions

Number	Symbol	Description
1	V <sub>CC</sub>	Low side and logic fixed supply
2	HIN	Logic input for high side gate driver output (HO), in phase
3	LIN	Logic input for low side gate driver output (LO), in phase
4	V <sub>SS</sub>	Low side return
5	LO	Low side gate drive output
6	V <sub>S</sub>	High side floating supply return
7	HO	High side gate drive output
8	V <sub>B</sub>	High side floating supply

### Absolute Maximum Ratings

Exceeding the limit maximum rating may cause permanent damage to the device. All voltage parameters are rated with reference to VSS and an ambient temperature of 25°C.

Symbol	Definition	MIN.	MAX.	Units
$V_B$	High side floating supply	-0.3	725	V
$V_S$	High side floating supply return	$V_B - 25$	$V_B + 0.3$	
$V_{HO}$	High side gate drive output	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Low side and main power supply	-0.3	25	
$V_{LO}$	Low side gate drive output	-0.3	$V_{CC} + 0.3$	
$V_{IN}$	Logic input of HIN & LIN	-0.3	$V_{CC} + 0.3$	
$dV_S/dt$	Allowable Offset Supply Voltage Transient	—	50	V/ns
ESD	HBM Model	1500	—	V
	Machine Model	500	—	V
$P_D$	Package Power Dissipation @ $TA \leq 25^\circ C$	—	625	mW
$R_{thJA}$	Thermal Resistance, Junction to Ambient	--	200	°C/W
$T_J$	Junction Temperature	—	150	°C
$T_S$	Storage Temperature	-55	150	
$T_L$	Lead Temperature (Soldering, 10 seconds)	—	300	

### Recommended Operating Conditions

For proper operation, the device should be used under the following recommended conditions. The bias ratings of VS and VSS are measured at a supply voltage of 15V, and unless otherwise specified, the ratings of all voltage parameters are referenced to VSS and the ambient temperature is 25°C.

Symbol	Definition	MIN.	MAX.	Units
$V_B$	High side floating supply	$VS + 10$	$VS + 20$	V
$V_S$	High side floating supply return	-9	700	
$V_{HO}$	High side gate drive output	$V_S$	$V_B$	
$V_{CC}$	Low side and main power supply	6	20	
$V_{LO}$	Low side gate drive output	0	$V_{CC}$	
$V_{IN}$	Logic input of HIN & LIN	0	$V_{CC}$	
$T_A$	Ambient temperature	-40	125	°C

Note1: Transient negative VS can be used for VSS-50V with a pulse width of 50ns, guaranteed by design..

Note2: When the input pulse width is less than 1us, the input pulse cannot be transmitted normally .

## Electrical Characteristics

Valid for temperature range at  $T_A = 25^\circ\text{C}$ ,  $V_{CC}=V_B = 15\text{V}$ ,  $C_L=1\text{nF}$ , unless otherwise specified

Symbol	Definition	MIN.	TYP.	MAX.	Units	Test Condition
$t_{ON}$	Turn-on propagation delay	—	130	200	ns	$V_S=0\text{V}$
$t_{OFF}$	Turn-off propagation delay	—	130	200	ns	$V_S=700\text{V}$
$t_R$	Turn-on rise time	—	75	130	ns	
$t_F$	Turn-off fall time	—	35	70	ns	
DT	Deadtime	—	—	50	ns	
$V_{CCUV+}$	VCC supply UVLO threshold	8	8.9	9.8	V	
$V_{CCUV-}$		7.4	8.2	9.0	V	
$V_{CCUVHYS}$	hysteresis of $V_{CC}$ UVLO	—	0.7	—	V	
$I_{LK}$	High-side floating supply leakage current	—	—	50	$\mu\text{A}$	$V_B=V_S=700\text{V}$
$I_{QBS}$	Quiescent VB supply current	—	50	100	$\mu\text{A}$	$V_{IN}=0\text{V}$ or $5\text{V}$
$I_{QCC}$	Quiescent VCC supply current	—	120	240	$\mu\text{A}$	$V_{IN}=0\text{V}$ or $5\text{V}$
$V_{IH}$	Logic “1”(HIN&LIN) input voltage	2.5	—	—	V	$VCC=10\text{V}$ to $20\text{V}$
$V_{IL}$	Logic “0” (HIN&LIN) input voltage	—	—	0.8	V	$VCC=10\text{V}$ to $20\text{V}$
$V_{OH}$	High level output voltage, VBIAS - VO	—	—	0.1	V	$I_o=0\text{A}$
$V_{OL}$	Low level output voltage, VO	—	—	0.1	V	$I_o=0\text{A}$
$I_{IN+}$	Logic “1” Input bias current	—	5	10	$\mu\text{A}$	$HIN=5\text{V}$ , $LIN=5\text{V}$
$I_{IN-}$	Logic “0” Input bias current	—	—	2	$\mu\text{A}$	$HIN=0\text{V}$ , $LIN=0\text{V}$
$I_{O+}$	Output high short circuit pulsed current	200	300	—	mA	$V_o=0\text{V}$ $PW \leq 10\text{us}$
$I_{O-}$	Output low short circuit pulsed current	400	600	—	mA	$V_o=15\text{V}$ $PW \leq 10\text{us}$

## Function Description




Figure 9-1 IRS2101STR Input and output timing waveform




Figure 9-2 Propagation Time Waveform Definition

### Function Block Diagram




Figure10-1 Function Block Diagram of IRS2101STR

### Application message





Figure10-2 Typical application circuit of IRS2101STR


## PACKAGING INFORMATION

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
$\theta$	0°	8°	0°	8°

## Marking



## Ordering information

Order code	Package	Baseqty	Deliverymode
UMW IRS2101STR	SOP-8	2500	Tape and reel