

# CDP1881, CDP1881C CDP1882, CDP1882C

## CMOS 6-Bit Latch and Decoder Memory Interfaces

February 1992

### Features

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Decodes up to 16K bytes of memory
- Interfaces directly with CDP1800-series microprocessors at maximum clock frequency
- Can replace CDP1866 and CDP1867 (upward speed and function capability)

### Ordering Information

PACKAGE	TEMP. RANGE	5V	10V
Plastic DIP Burn-In	-40°C to +85°C	CDP1881CE CDP1881CEX	CDP1881E CDP1881EX
Plastic DIP Burn-In	-40°C to +85°C	CDP1882CE CDP1882CEX	CDP1882E -
Ceramic DIP Burn-In	-40°C to +85°C	CDP1882CD CDP1882CDX	CDP1882D -

### Description

The CDP1881 and CDP1882 are CMOS 6 bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8 bit memories to provide a 16K byte memory system. With four 2K x 8 bit memories an 8K byte system can be decoded.

The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to  $V_{DD}$ , the latches are in the data-following mode and the decoded outputs can be used in general purpose memory-system applications.

The CDP1881 and CDP1882 are intended for use with 2K or 4K byte RAMs and are identical except that in the CDP1882 MWR and MRD are excluded.


The CDP1881 and CDP1882 are functionally identical to the CDP1881C and the CDP1882C. They differ in that the CDP1881 and CDP1882 have recommended operating voltage range of 4 to 10.5 volts and their C versions have a recommended operating voltage range of 4 to 6.5 volts.

The CDP1881 and CDP1882 are supplied in 20 lead and 18 lead packages, respectively. The CDP1881 is supplied only in a dual-in-line plastic package (E suffix). The CDP1882 is supplied in dual-in-line, hermetic side-brazed ceramic (D suffix) and in plastic (E suffix) packages.


4  
CMOS PERIPHERALS

### Pinouts

CDP1881, CDP1881C 20 LEAD DIP  
TOP VIEW



CDP1882, CDP1882C 18 LEAD DIP  
TOP VIEW



## Specifications CDP1881, CDP1881C, CDP1882, CDP1882C

### Absolute Maximum Ratings

DC Supply Voltage Range, ( $V_{DD}$ ):

(All Voltages Referenced to  $V_{SS}$  Terminal)

CDP1881 and CDP1882 ..... -0.5V to +11V

CDP1881C and CDP1882C ..... -0.5V to +7V

Input Voltage Range, All Inputs ..... -0.5V to  $V_{DD}$  +0.5V

DC Input Current, Any One Input .....  $\pm 10$ mA

Power Dissipation Per Package ( $P_D$ )

$T_A = -40^\circ\text{C}$  to  $+60^\circ\text{C}$  (Package Type E) ..... 500mW

$T_A = +60^\circ\text{C}$  to  $+85^\circ\text{C}$  (Package Type E) ..... Derate Linearly at  
12mW/ $^\circ\text{C}$  to 200mW

$T_A = -55^\circ\text{C}$  to  $+100^\circ\text{C}$  (Package Type D) ..... 500mW

$T_A = +100^\circ\text{C}$  to  $+125^\circ\text{C}$  (Package Type D) ..... Derate Linearly at  
12mW/ $^\circ\text{C}$  to 200mW

Device Dissipation Per Output Transistor

$T_A = \text{Full Package Temperature Range}$

(All Package Types) ..... 100mW

Operating Temperature Range ( $T_A$ ):

Package Type D .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

Package Type E .....  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$

Storage Temperature Range ( $T_{stg}$ ) .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

Lead Temperature (During Soldering):

At distance 1/16  $\pm$  1/32 In. (1.59  $\pm$  0.79mm)

from case for 10s max .....  $+265^\circ\text{C}$

### Recommended Operating Conditions

At  $T_A = \text{Full Package Temperature Range}$ . For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1881, CDP1882		CDP1881C, CDP1882C		
	MIN	MAX	MIN	MAX	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V

### Static Electrical Characteristics

At  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ , Except as Noted:

CHARACTERISTIC	SYMBOL	CONDITIONS			LIMITS						UNITS
		$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1878			CDP1878C			
					MIN	(Note 1) TYP	MAX	MIN	(Note 1) TYP	MAX	
Quiescent Device Current	$I_{DD}$	-	0, 5	5	-	1	10	-	5	50	$\mu\text{A}$
		-	0, 10	10	-	10	100	-	-	-	$\mu\text{A}$
Output Low Drive (Sink) Current	$I_{OL}$	0.4	0, 5	5	1.6	3.2	-	1.6	3.2	-	mA
		0.5	0, 10	10	3.2	6.4	-	-	-	-	mA
Output High Drive (Source) Current	$I_{OH}$	4.6	0, 5	5	-1.15	-2.3	-	-1.15	-2.3	-	mA
		9.5	0, 10	10	-2.3	-4.6	-	-	-	-	mA
Output Voltage Low-Level (Note 2)	$V_{OL}$	-	0, 5	5	-	0	0.1	-	0	0.1	V
		-	0, 10	10	-	0	0.1	-	-	-	V
Output Voltage High-Level (Note 2)	$V_{OH}$	-	0, 5	5	4.9	5	-	4.9	5	-	V
		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	$V_{IL}$	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
		1, 9	-	10	-	-	3	-	-	-	V
Input High Voltage	$V_{IH}$	0.5, 9.5	-	5	3.5	-	-	3.5	-	-	V
		1, 9	-	10	7	-	-	-	-	-	V
Input Leakage Current	$I_{IN}$	Any Input	0, 5	5	-	-	$\pm 1$	-	-	$\pm 1$	$\mu\text{A}$
		-	0, 10	10	-	-	$\pm 2$	-	-	-	$\mu\text{A}$
Operating Current (Note 3)	$I_{DD1}$	0, 5	0, 5	5	-	-	2	-	-	2	mA
		-0, 10	0, 10	10	-	-	4	-	-	-	mA
Input Capacitance	$C_{IN}$	-	-	-	-	5	7.5	-	5	7.5	pF
Output Capacitance	$C_{OUT}$	-	-	-	-	10	15	-	10	15	pF
Minimum Data Retention Voltage	$V_{DR}$	$V_{DD} = V_{DR}$			-	2	2.4	-	2	2.4	V
Data Retention Current	$I_{DR}$	$V_{DD} = 2.4\text{V}$			-	0.01	1	-	0.5	5	$\mu\text{A}$

#### NOTES:

- Typical values are for  $T_A = +25^\circ\text{C}$ .
- $I_{OL} = I_{OH} = 1\mu\text{A}$ .

- Operating current measured at 200kHz for  $V_{DD} = 5\text{V}$  and 400kHz for  $V_{DD} = 10\text{V}$ , with outputs open circuits (Equivalent to typical CDP1800 system at 3.2MHz, 5V; and 6.4MHz, 10V).

## CDP1881, CDP1881C, CDP1882, CDP1882C




Fig. 1 - Functional diagram for the CDP1881, CDP1881C.




Fig. 2 - Functional diagram for the CDP1882, CDP1882C.

### TRUTH TABLES for the CDP1881, CDP1881C and CDP1882, CDP1882C.

INPUTS						OUTPUTS			
$\overline{MWR}\Delta$	$\overline{MRD}\Delta$	$\overline{CE}$	CLK	MA4	MA5	$\overline{CS0}$	$\overline{CS1}$	$\overline{CS2}$	$\overline{CS3}$
1	1	X	X	X	X	1	1	1	1
X	X	1	X	X	X	1	1	1	1
0	X	0	1	0	0	0	1	1	1
0	X	0	1	1	0	1	0	1	1
0	X	0	1	0	1	1	1	0	1
0	X	0	1	1	1	1	1	1	0
0	X	0	0	X	X				
X	0	0	1	0	0	0	1	1	1
X	0	0	1	1	0	1	0	1	1
X	0	0	1	0	1	1	1	0	1
X	0	0	1	1	1	1	1	1	0
X	0	0	0	X	X				
								PREVIOUS STATE	
								PREVIOUS STATE	

$\Delta$ CDP1881, CDP1881C Only

INPUTS			OUTPUTS
$\overline{CE}$	CLK	MA0, MA1, MA2, MA3	A8, A9, A10, A11
X	1	1	1
X	1	0	0
X	0	X	PREVIOUS STATE

Logic 1 = High, Logic 0 = Low, X = Don't Care

## CDP1881, CDP1881C, CDP1882, CDP1882C


**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, See Fig. 3.

CHARACTERISTIC	V <sub>DD</sub> (V)	LIMITS						UNITS
		CDP1881, CDP1882			CDP1881C, CDP1882C			
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ	
Minimum Setup Time, Memory Address to CLOCK, $t_{MACL}$	5 10	— —	10 8	35 25	— —	10 —	35 —	ns
Minimum Hold Time, Memory Address After CLOCK, $t_{CLMA}$	5 10	— —	8 8	25 25	— —	8 —	25 —	
Minimum CLOCK Pulse Width	5 10	— —	50 25	75 40	— —	50 —	75 —	
Propagation Delay Times:	5	—	75	150	—	75	150	
Chip Enable to Chip Select $t_{CECS}$	10	—	45	100	—	—	—	
MRD or MWR to Chip Select* $t_{MCS}$	5 10	— —	75 40	150 100	— —	75 —	150 —	
CLOCK to Chip Select $t_{CLCS}$	5 10	— —	100 65	175 125	— —	100 —	175 —	
CLOCK to Address $t_{CLA}$	5 10	— —	100 65	175 125	— —	100 —	175 —	
Memory Address to Chip Select $t_{MACS}$	5 10	— —	100 75	175 125	— —	100 —	175 —	
Memory Address to Address $t_{MAA}$	5 10	— —	80 40	125 60	— —	80 —	125 —	

\*Typical values are for  $T_A = 25^\circ\text{C}$ .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

\*For the CDP1881 and CDP1881C types only.



92CM-37295

Fig. 3 - CDP1881 and CDP1882 timing waveforms.

# CDP1881, CDP1881C, CDP1882, CDP1882C

## SIGNAL DESCRIPTIONS/PIN FUNCTIONS

**CLOCK:** Latch-Input Control - a high at the clock input will allow data to pass through the latch to the output pin. Data is latched on the high to low transition of the clock input. This input is connected to TPA in CDP1800-series systems.

**MA0-MA3:** Address inputs to the high-byte address latches.

**MA4, MA5:** High-byte address inputs decoded to produce chip selects  $\overline{CS0} - \overline{CS3}$ .

**$\overline{MRD}$ ,  $\overline{MWR}$ :** MEMORY READ ( $\overline{MRD}$ ) and MEMORY WRITE ( $\overline{MWR}$ ) signal inputs on the CDP1881, CDP1881C. A low at either input, when the  $\overline{CE}$  pin is low, will enable the decoder chip select outputs ( $\overline{CS0} - \overline{CS3}$ ).

**$\overline{CE}$ :** CHIP ENABLE input - a low at the  $\overline{CE}$  input of CDP1882, CDP1882C will enable the chip select decoder. A low at the  $\overline{CE}$  input of CDP1881, CDP1881C, coincident with a low at either the  $\overline{MRD}$  or  $\overline{MWR}$  pin, will enable the chip select decoder. A high on this pin forces  $\overline{CS0}$ ,  $\overline{CS1}$ ,  $\overline{CS2}$ , and  $\overline{CS3}$  to a high (false) state.

**A8-A11:** Latched high-byte address outputs.

**$\overline{CS0} - \overline{CS3}$ :** One of four latched and decoded Chip Select outputs.

**VDD, VSS:** Power and ground pins, respectively.

## APPLICATION INFORMATION


The CDP1881 and CDP1882 can interface directly with the multiplexed address bus of the CDP1800-series microprocessor family at maximum clock frequency. A single CDP1881 or CDP1882 is capable of decoding up to 16K-bytes of memory.

The CDP1881 is provided with  $\overline{MRD}$  and  $\overline{MWR}$  inputs for controlling bus contention, and is especially useful for interfacing with RAMs that do not have an output enable function ( $\overline{OE}$ ). Fig. 4 shows the CDP1881 in a minimum system configuration which includes the CDP1833 ROM (1K x 8) and two 2K x 8 RAMs. The CDP1881, in this example performs the following functions:

- (1) Latch and decode high-order address bits for use as chip selects.
- (2) Gate chip selects with  $\overline{MRD}$  and  $\overline{MWR}$  to prevent bus contention with the CPU.
- (3) Latch high-order address bits A8 to A11.

A system using the CDP1882 is shown in Fig. 5. The CDP1882 performs the memory address latch and decoder functions. Note that the RAM has an output enable ( $\overline{OE}$ ) pin which eliminates the need for  $\overline{MRD}$  and  $\overline{MWR}$  inputs on the latch/decoder. Instead, the  $\overline{MRD}$  line is connected directly to the RAM output enable ( $\overline{OE}$ ) pin.

In Fig. 6 the CDP1882 is used to decode a 16K-byte ROM system consisting of four CDM5332s.



92CM-37294R1

\*  $\overline{CE}_A = \overline{CE}$  RAM No.1  
 $\overline{CE}_B = \overline{CE}$  RAM No.2

Fig. 4 - Minimum 1800-system using the CDP1881.

**CDP1881, CDP1881C, CDP1882, CDP1882C**




Fig. 5 - CDP1800-series system using the CDP1882.

92CM-36399R1




Fig. 6 - 16K-byte ROM systems using the CDP1882.

92CM-37293