

ER2055 ER2055IR ER2055HR

# 512 Bit Electrically Alterable Read Only Memory

#### **FEATURES**

- 64 word x 8 bit organization
- 6 bit binary addressing
- +5. -28V power supplies
- Word Alterable
- 10 year data storage for ER2055 (at +70°C)
- 1 year data storage for ER2055 IR (at +85°C) and ER2055 HR (at +125°C)
- TTL compatible with pull-up resistors on inputs
- Tri-state outputs
- Read Time: 2µs (ER2055), 4µs (ER2055 IR and ER2055 HR)
- Write/Erase Time: 50ms (ER2055), 100ms (ER2055 HR)
- No voltage switching required
- 2 chip selects
- Two extended temperature ranges:
  - -40°C to +85°C (Industrial) Part # ER2055 IR
  - -55°C to +125°C (Hi-Rel) Part # ER2055 HR

#### DESCRIPTION

The ER2055 is a fully decoded 64 x 8 electrically erasable and reprogrammable ROM. Write, erase, and read voltages are switched internally via a 2-bit code applied to C1 and C2.


Data is stored by applying negative writing pulses that selectively tunnel charge into the oxide-nitride interface of the gate insulator of the 512 MNOS memory transistors. When the writing voltage is removed the charge trapped at the interface is manifested as a negative shift in the threshold voltage of the selected memory transistors.


### **OPERATION**

Data is stored in a two transistor memory cell. After the cell is preconditioned by an erase signal (which causes a positive shift in the threshold of both transistors), data is written into one of the transistors making its threshold more negative. A sensing flip flop is used to read the memory cell and presents a logic high or low to the output depending on which transistor is "written".

The ER2055 EAROM may be operated with  $V_{SS}$  between  $\pm 5$  and  $\pm 10$  volts for either TTL or CMOS compatibility. The negative power supply,  $V_{GG}$ , should be adjusted so that the difference between  $V_{SS}$  and  $V_{GG}$  is always 33 volts.

It is important to note two things: first, that an erase is required before a write to precondition the cell, and second, that after an erase, both transistors will have the same threshold voltage and valid data will not be present at the output.





The ER2055 EAROM uses dynamic edge triggered circuits internally. This requires either a mode change, a clock or a transition of the chip selects between successive operations. Thus successive operations in the same mode must be separated by transition of one of these four lines. Clock pulses are not normally required during erase or write operations, but are needed for successive operations if the chip is continuously selected, i.e., applications where one EAROM is used.

The ER2055IR and ER2055HR are screened to Mil Std. 883B/method 5004. 1/level B, pre-cap visual inspection, environmental testing, burn-in and external visual. They are available in 28 lead ceramic dual in-line packages.

#### PIN FUNCTIONS

A <sub>0</sub> -A <sub>5</sub>	6-Bit Word Address							
D <sub>0</sub> -D <sub>7</sub>	Data input and output pins							
CS1, CS2	Chip Selects Chip selected at logic "1" on CS1 and logic "0" on CS2. When chip is not selected, outputs are open circuit, read, write and erase are disabled. Power is reduced.							
C1, C2	Mode Control Inputs							
	C1 C2 0 1 Erase Mode: stored data is erased at addressed location. 1 Don't Care Read Mode: addressed data read after clock pulse. Output data retained at output pins until chip deselected or control lines switched. 0 0 Write Mode: input data written at addressed location. Clock not required.							
CLK	Clock Input. Pulse to logic "1" for read operation.							
$V_{SS}$	Substrate supply. Normally at +5 volts.							
$V_{GI}$	Ground Input.							
$V_{GG}$	Power Supply Input. Normally at -28 volts.							

GENERAL INSTRUMENT

### ER2055 = ER2055IR = ER2055HR

## **ELECTRICAL CHARACTERISTICS**

# Maximum Ratings\*

All inputs and outputs (with respect to V<sub>SS</sub>)......-35V to +0.3V Storage temperature .....-65° C to +150° C Soldering temperature of leads (10 seconds) .....+300° C

## Standard Conditions (for TTL Compatibility)

 $V_{SS} = +5V \pm 5\%$ 

 $V_{GG} = -28V \pm 5\%$ 

VGI = GND

Operating Temperature  $T_A = 0^{\circ} C$  to  $+70^{\circ} C$  for ER2055

 $T_A = -40$ ° C to +85° C for ER2055IR

 $T_A = -55^{\circ} C$  to +125° C for ER2055HR

Output Load = 100pF, 1 TTL load

\* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

		ER2055			ER2055 IR/ER2055 HR			}	
Characteristics	Sym	Min.	Тур.**	Max.	Min.	Тур.**		Units	Conditions
DC CHARACTERISTICS								-	
Input Logic "1"	VIH	Vss -1.5	l —	Vss +0.3	Vss -1.5	l	Vss +0.3	v	
Input Logic "0"	VIL	V <sub>ss</sub> -15		0.8	Vss -10		0.6	v	
Output Logic "1"	VoH	Vss -1.5	_	_	V <sub>SS</sub> -1.5			v	I <sub>OH</sub> = 100µA
Output Logic "0"	VoL		_	0.6	_		0.6	v	IoL = 1.6mA for Vss = 5V
Input Leakage	ΙL	_	2	10	_	2	10	μA	$V_{IN} = V_{SS} - 15$
Output Leakage	Io	_	2	10	_	2	10	μA	Chip deselected
Power Supply Current				i		_			
Read	LGG	_	8	10	_	8	18	mA	Iss approx. Igg
Write	I <sub>GG</sub>	_	6	7	_	6	9	mΑ	Iss approx. Igg
Erase	Igg	_	4	7	_	6	8	mA	Iss approx. Igg
Deselected	$I_{GG}$	_	4	7	_	4	6	mA	Iss approx. Igg
AC CHARACTERISTICS									
Access Time	tACC	_	_	2.0	_	_	4.0	μs	
Clock Pulse width	tew	2.0		20.0	2.0	_	20.0	μs	
Erase Cycle Time	t∈	50		200.0	100	_	200.0	ms	
Write Cycle Time	tw	50	_	200.0	100	_	200.0	ms	
Read Cycle Time	t <sub>R</sub>	5.0	_	24.0	6.0		25.0	μs	
Address to Clock Time	t <sub>A</sub>	50	_	_	50		_ 1	ns	
Data Set Up Time	tos	50	_	_	50	_	_	ns	
Data Hold Time	toH	50	_	_	50	_		ns	
Control to Address & Data Change	tc	0	-	_	0		_	ns	
Number of Reads/Word Refresh	NRA	1011	- [	-	1011	_	_	- 1	
Number of Erase/Write Cycles	Nw	10 <sup>6</sup>	_ ]	_	10 <sup>5</sup>	_	_	-	
nput Capacitance, all pins	Cio	-	6	10	_	6	10	pF	
Inpowered Data Storage Time	ts	10		_	1	_	_	Years	at max, temperature
Power Dissipation Read Cycle	Po	- 1	450	500	_ ]	450	500	mW	at 25°C Vss = +5, Vgg = -2
	P□	not applicable			[	[	500	mW	at 125°C Vss = +5, Vgg = -2
	P₀		not applicable		_	-	600	mW	at -55°C V <sub>ss</sub> = +5, V <sub>GG</sub> = -2
Pulse Rise, fall time	t <sub>R1</sub> t <sub>F</sub>	10	-	100	10	-	100	ns	

<sup>\*\*</sup>Typical values are at +25°C and nominal voltages.

