MPQ4425C



36V, 1.5A, 2.2MHz, High-Efficiency, Synchronous Step-Down LED Driver, AEC-Q100 Qualified

DESCRIPTION

The MPQ4425C is a high-frequency, synchronous, rectified, step-down, switch-mode white LED (WLED) driver with integrated internal power MOSFETs. It offers a compact solution that can achieve up to 1.5A of continuous output current (I_{OUT}) across a wide 4V to 36V input voltage (V_{IN}) range, with excellent load and line regulation.

Synchronous mode offers high efficiency across the entire I_{OUT} load range. Current mode control provides fast transient response and improved loop stabilization.

Full protection features include over-current protection (OCP) and thermal shutdown.

The MPQ4425C requires a minimal number of readily available, standard external components, and is available in a space-saving QFN-13 (2.5mmx3mm) package.

FEATURES

- Built for a Wide Range of Automotive LED Applications:
 - Wide 4V to 36V Operating Input Voltage (V_{IN}) Range
 - Up to 1.5A continuous LED current (I_{LED})
 - Pulse-Width Modulation (PWM)
 Dimming with Minimum 100Hz Dimming
 Frequency (f_{DIM})
- High Performance for Improved Thermals:
 - \circ 90mΩ/60mΩ Low R_{DS(ON)}, Internal Power MOSFETs
 - 0.195V Reference Voltage (V_{REF})
 - Synchronous Mode for High-Efficiency
- Reduced EMC/EMI:
 - 2.2MHz Default Switching Frequency (f_{sw})
- Full Protection Features:
 - Fault Indication for LED Short, LED Open, and Thermal Shutdown
 - Over-Current Protection (OCP) with Valley Current Detection
 - Thermal Shutdown
- Additional Features:
 - Forced Continuous Conduction Mode (FCCM)
 - Internal Soft Start (SS)
 - CISPR25 Class 5 Compliant
 - Available in a QFN-13 (2.5mmx3mm) Package
 - Available in a Wettable Flank Package
 - Available in AEC-Q100 Grade 1


APPLICATIONS

- Fog Lights
- Daytime Running Lights (DRLs)
- Puddle Lights


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION



Efficiency vs. Input Voltage vs. Power Loss



2



ORDERING INFORMATION

| Part Number* | Package | Top Marking | MSL Rating** |
|----------------------|--------------------|-------------|--------------|
| MPQ4425CGQBE-AEC1*** | QFN-13 (2.5mmx3mm) | See Below | Level 1 |

* For Tape & Reel, add suffix -Z (e.g. MPQ4425CGQBE-AEC1-Z).

** Moisture Sensitivity Level Rating

*** Wettable Flank


TOP MARKING (MPQ4425CGQBE-AEC1)

BUD YWW LLL

BUD: Product code of the MPQ4425CGQBE-AEC1

Y: Year code WW: Week code LLL: Lot number

PACKAGE REFERENCE



3



PIN FUNCTIONS

| Pin# | Name | Description |
|---------------|--------|--|
| 1, 2 | VIN | Supply voltage. The MPQ4425C operates from a 4V to 36V input rail. An input capacitor (C _{IN}) is required to decouple the input rail. Connect the VIN pin to the input trace using a wide PCB trace. |
| 3 | NC | Do not connect. |
| 4 | /FAULT | Fault indicator. The /FAULT pin is an open-drain output. If LED short, LED open, or thermal shutdown occurs, /FAULT is pulled low. |
| 5 | EN/DIM | Enable/dimming control. Pull EN above 1.8V to turn the LED driver on; pull EN below 0.7V to turn it off. Apply a 100Hz to 2kHz external clock to the EN/DIM pin for pulse-width modulation (PWM) dimming. |
| 6 | FB | LED current feedback input. |
| 7 | VCC | Internal bias supply. Decouple the VCC pin using a 0.1μF to 0.22μF capacitor. The VCC capacitor (C _{VCC}) should not exceed 0.22μF. |
| 8 | AGND | Analog ground. The AGND pin is the reference ground of the logic circuit. The AGND and PGND pins are connected internally. Additional external connections to PGND are not required. |
| 9 | SW | Switch output. Use a wide PCB trace to make the SW connection. |
| 10 | BST | Bootstrap. Connect a capacitor (C_{BST}) between the SW and BST pins to form a floating supply across the high-side MOSFET (HS-FET) driver. It is strongly recommended connect a 20Ω resistor between SW and C_{BST} to reduce spikes on SW. |
| 11, 12, 13 | PGND | Power ground. The PGND pin is the reference ground of the power device. PGND requires careful consideration during PCB layout. For the best results, use copper pours and vias to make the PGND connection. |



ABSOLUTE MAXIMUM RATINGS (1) Input voltage (V_{IN})-0.3V to +40V SW voltage (V_{SW})-0.3V to V_{IN} + 0.3V BST voltage (V_{BST}).....V_{SW} + 6V All other pins-0.3V to +6V (2) Continuous power dissipation ($T_A = 25$ °C) (3) (8) Junction temperature (T_J)150°C Lead temperature260°C Storage temperature -65°C to +150°C Electrostatic Discharge (ESD) Rating Human body model (HBM) Class 2 (4) Charged device model (CDM) Class C2b (5) **Recommended Operating Conditions** Supply voltage (V_{IN})4V to 36V LED current (I_{LED})......Up to 1.5A

Operating T_J (6) -40°C to +125°C

| Thermal Resistance | $oldsymbol{	heta}_{JA}$ | $oldsymbol{	heta}$ JC |
|---------------------|-------------------------|-----------------------|
| QFN-13 (2.5mmx3mm) | | |
| JESD51-7 (7) | 60 | 13 °C/W |
| EVQ4425C-QB-00A (8) | 42 | 2.5 °C/W |

Notes:

- Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- See the Enable (EN) Control section on page 20 for more details.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, which may cause the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Per AEC-Q100-002.
- 5) Per AEC-Q100-011.
- Operating devices at >125°C junction temperatures is possible. Contact MPS for details.
- 7) Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- Measured on the EVQ4425C-QB-00A (6.4cmx6.4cm), 2oz copper thick, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +125°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

| Shutdown current Quiescent current High-side MOSFET (HS- | I _{IN} I _Q Rds(on)_hs | $V_{EN} = 0V$ $V_{EN} = 2V$, $V_{FB} = 1V$, no switching | | 12 | | 11/ |
|---|---|--|------|------|------|-------------------------|
| High-side MOSFET (HS- | | V _{EN} = 2V, V _{EB} = 1V, no switching | | | | μA |
| | Rds(on) hs | | | 0.6 | 0.8 | mA |
| FET) on resistance | ` | V _{BST} - V _{SW} = 5V | | 90 | 160 | mΩ |
| Low-side MOSFET (LS-FET) on resistance | R _{DS(ON)_LS} | Vcc = 5V | | 60 | 115 | mΩ |
| Switch leakage | Isw_LKG | V _{EN} = 0V, V _{SW} = 12V | | | 1 | μΑ |
| Current limit (9) | I _{LIMIT} | <40% duty cycle | 2.5 | 4 | 5.5 | Α |
| Reverse current limit | | | | 1.2 | | Α |
| Switching frequency | fsw | V _{FB} = 100mV | 1800 | 2200 | 2600 | kHz |
| Maximum duty cycle | D_{MAX} | V _{FB} = 100mV | 80 | 87 | | % |
| Minimum on time (9) | ton_min | | | 46 | | ns |
| Foodback voltage | V_{FB} | $T_J = 25$ °C | 187 | 195 | 203 | mV |
| Feedback voltage | VFB | $T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | 180 | 195 | 210 | |
| Feedback current | I_FB | $V_{FB} = 250 \text{mV}$ | | 30 | 200 | nA |
| EN rising threshold | VEN_RISING | | 1.1 | 1.45 | 1.8 | V |
| EN falling threshold | VEN_FALLING | | 0.7 | 1 | 1.3 | V |
| EN hysteresis | V _{EN_HYS} | | | 450 | | mV |
| EN current | | $V_{EN} = 2V$ | | 5 | 10 | μΑ |
| EN current | I _{EN} | V _{EN} = 0 | | 0 | 0.2 | μΑ |
| EN turn-off delay | ten_off_ Delay | | 10 | 25 | 50 | ms |
| V _{IN} under-voltage lockout (UVLO) rising threshold | V _{IN_UVLO_} RISING | | 3.2 | 3.5 | 3.8 | V |
| V _{IN} UVLO falling threshold | VIN_UVLO_ FALLING | | 2.8 | 3.1 | 3.5 | V |
| V _{IN} UVLO hysteresis | VIN_UVLO_HYS | | | 400 | | mV |
| Over-voltage (OV) detection | V _{OV_DET} | /FAULT is pulled low | | 140 | | % of V _{FB} |
| OV detection hysteresis \ | Vov_det_hys | | | 20 | | % of V _{FB} |
| /FAULT delay | t/FAULT | | | 10 | | μs |
| /FAULT sink current capability | V _{/FAULT} | Sink 4mA | | | 0.4 | V |
| /FAULT leakage current | I/FAULT_LKG | | | | 100 | nA |
| VCC regulator voltage | Vcc | Icc = 0mA | 4.6 | 4.9 | 5.2 | V |
| VCC load regulation | | Icc = 5mA | | 1.5 | 4 | % |
| Soft-start time (9) | tss | I_{LED} = 1.5A, L = 2.2 μ H, 2-series LED load I_{LED} from 10% to 90% | | 1 | | ms |
| Thermal shutdown (9) | | | 150 | 170 | | °C |
| Thermal hysteresis (9) | | | | 30 | | °C |


Note:


9) Guaranteed by design and characterization. Not tested in production.





TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$, $T_J = -40$ °C to +125°C, unless otherwise noted.



















TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40$ °C to +125°C, unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{LED+} - V_{LED-} = 2 x 3.2V at I_{LED} = 1.5A, L = 2.2 μ H, f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted. (10)


Efficiency vs. Input Voltage vs. Power Loss




Efficiency vs. Input Voltage vs. Power Loss




Case Temperature Rise



Case Temperature Rise



Switching Frequency vs. Input



Note:


10) The Efficiency and Case Temperature Rise curves are based on Figure 9 on page 26, where the bootstrap (BST) resistor (R_{BST}) is 0Ω, the output and input filters have been removed, and the inductor (L) is 2.2μH (VCTA25201B-2R2MS6).



 V_{IN} = 12V, V_{LED+} - V_{LED-} = 2 x 3.2V at I_{LED} = 1.5A, L = 2.2 μ H, f_{SW} = 2.2MHz, with EMI filters, T_A = 25°C, unless otherwise noted. (11)


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 200MHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 200MHz






 V_{IN} = 12V, V_{LED+} - V_{LED-} = 2 x 3.2V at I_{LED} = 1.5A, L = 2.2 μ H, f_{SW} = 2.2MHz, with EMI filters, T_A = 25°C, unless otherwise noted. (11)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 200MHz




CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 200MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 200MHz to 1GHz




CISPR25 Class 5 Average Radiated Emissions

Horizontal, 200MHz to 1GHz




CISPR25 Class 5 Peak Radiated Emissions

Vertical, 200MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions


Vertical, 200MHz to 1GHz




Note:

11) The EMI test results are based on Figure 10 on page 26.


























 V_{IN} = 12V, V_{LED+} - V_{LED-} = 2 x 3.2V @ I_{LED} = 1.5A, L = 2.2 μ H, f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted.

CH2: V/FAULT

CH4: VIN

CH1: Vsw

CH3: IL

CH2: V/FAULT

CH1: Vsw

CH3: IL

CH4: I_{LED}

CH2: V/FAULT


CH1: Vsw

CH3: IL

CH4: I_{OUT}


PWM Dimming

LED+ short to ground start-up through VIN




PWM Dimming

LED+ short to ground shutdown through VIN




PWM Dimming

LED+ short to ground entry, IPEAK = 3A




PWM Dimming

LED+ short to ground recovery





PWM Dimming

LED+ short to LED- steady state











FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MPQ4425C is a high-frequency, synchronous, rectified, step-down, switch-mode white LED (WLED) driver with integrated internal power MOSFETs. It offers a compact solution that can achieve up to 1.5A of continuous output current (I_{OUT}) across a wide 4V to 36V input voltage (V_{IN}) range, with excellent load and line regulation.

The MPQ4425C operates with a fixed-frequency in peak current control mode to regulate I_{OUT} . A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the rising edge of the clock, the high-side power MOSFET (HS-FET) turns on and remains on until its current reaches the value set by the internal comparator voltage (V_{COMP}). The HS-FET remains off until the next clock cycle begins.

If I_{HS} does not reach the V_{COMP} value within 87% of one PWM cycle, the HS-FET turns off.

Internal Regulator (VCC)

The 4.9V internal VCC regulator powers most of the internal circuitry. This regulator uses the VIN pin as its input and operates across the entire V_{IN} range. If V_{IN} exceeds 4.9V, then VCC is in full regulation. If V_{IN} drops below 4.9V, then the output decreases with V_{IN} . Decouple VCC using a 0.1µF ceramic decoupling capacitor.

Forced Continuous Conduction Mode (FCCM)

The MPQ4425C employs forced continuous conduction mode (FCCM) to ensure that the part operates with a fixed frequency at no loads to full loads. The advantage of FCCM is the controllable frequency and lower output voltage ripple (ΔV_{OUT}) at light loads.

Frequency Foldback

The MPQ4425C enters frequency foldback once V_{IN} exceeds 21V. The frequency decreases to half its nominal value (1.1MHz).

Frequency foldback also occurs during soft start (SS) and short-circuit protection (SCP).

Error Amplifier (EA)

The error amplifier (EA) compares the feedback (FB) voltage (V_{FB}) to the internal reference (V_{REF}) (0.195V), and outputs a current proportional to the difference between the two. This current

charges or discharges the internal compensation network to form V_{COMP} , which controls I_{HS} . The optimized internal compensation network minimizes the external component count and simplifies control loop design.

Enable (EN) Control

EN/DIM is a control pin that enables and disabled the WLED driver. Pull EN/DIM high to turn the WLED driver on; pull EN/DIM low for 25ms or float EN/DIM to turn it off. An internal $500k\Omega$ resistor connected between EN/DIM and ground allows EN/DIM to be floated.

EN/DIM is clamped internally via a 6.5V series Zener diode (see Figure 2).




Figure 2: Zener Diode Connection

Connect the EN/DIM input to V_{IN} via a pull-up resistor (R_{EN/DIM_PU}) to limit the EN current (I_{EN}) below 100 μ A. For example, if 12V are connected to V_{IN} , then R_{EN/DIM_PU} should be $\geq 55k\Omega$.

Connecting EN/DIM to a voltage source without a pull-up resistor requires the voltage sourse amplitude to be limited to ≤6V. This is to prevent damage to the Zener diode.

Pulse-Width Modulation (PWM) Dimming

Apply an external 100Hz to 2kHz PWM waveform to the EN/DIM pin for PWM dimming. The average LED current (I_{LED}) is proportional to the PWM duty. The minimum amplitude of the PWM signal is 1.8V. If the dimming signal is applied before the chip starts up, then the dimming signal's on time (t_{ON}) should be longer than 5ms to ensure soft start finishes. Then I_{OUT} can be built, and after the pulse can decrease. If the dimming signal is applied after soft start finishes, then this 5ms limit is not required.

Figure 3 on page 21 shows the timing while PWM dimming is active.






Figure 3: Timing with PWM Dimming

Under-Voltage Lockout (UVLO) Protection

Under-voltage lockout (UVLO) protection protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the output voltage (V_{OUT}) of the internal regulator (VCC).

Internal Soft Start (SS)

Soft start (SS) prevents V_{OUT} from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (V_{SS}). If V_{SS} drops below the internal V_{REF} , then V_{SS} overrides V_{REF} , and the EA uses V_{SS} as the reference. If V_{SS} exceeds V_{REF} , the EA uses V_{REF} as the reference.

Float /FAULT during SS (unless thermal shutdown is triggered). If an LED short or open fault occurs during SS, then /FAULT is pulled high. If an LED short or open fault is still present once SS is complete, /FAULT is pulled low.

Fault Indicator

The /FAULT pin is the open drain of a MOSFET, and is used for fault indication. /FAULT should be connected to VCC or another voltage source via a resistor (e.g. $100k\Omega$). /FAULT is pulled high during normal operation. An LED short fault, LED open fault, or thermal shutdown occurs, /FAULT is pulled down to indicate a fault has occurred.

During a shutdown through EN, /FAULT is pulled high. During a start-up through EN, /FAULT is pulled low once SS is complete. If an LED short or open fault is still present once SS is complete or if thermal shutdown is triggered, /FAULT is pulled low.

During a shutdown with PWM dimming, /FAULT

is pulled high. If an LED short or open fault is still present or if thermal shutdown is triggered during a start-up with PWM dimming, /FAULT is pulled low

Over-Current Protection (OCP)

The MPQ4425C employs cycle by cycle peak current limiting with valley-current detection. The inductor current (IL) is monitored while the highside MOSFET (HS-FET) is on. If I_L exceeds the value set by V_{COMP}, then the HS-FET turns off. The low-side MOSFET (LS-FET) turns on to discharge the energy, and I_L decreases. The HS-FET remains off until the inductor valley current drops below the valley current limit (even while the internal clock pulse is high). If I_L does not drop below the valley current limit while the internal clock pulse is high, then the HS-FET skips the clock, and the switching frequency (f_{SW}) decreases to half its nominal value. Both the peak and valley current limits prevent I_L runaway during an overload (OL) or short-circuit (SC) fault.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. If the die temperature exceeds the thermal shutdown threshold (typically 170°C), then the entire chip shuts down. Once the temperature drops below 140°C, the device initiates a new SS and resumes normal operation.

Floating Driver and Bootstrap (BST) Charging

An external bootstrap (BST) capacitor (C_{BST}) powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a 2.2V rising threshold and a 150mV hysteresis. The VIN pin regulates C_{BST} internally via D1, M1, C3, L1, and C4 (see Figure 4). If (V_{IN} - V_{SW}) exceeds 5V, then the MPQ4425C (U1) regulates M1 to maintain the BST voltage (V_{BST}) at 5V.

If V_{IN} exceeds V_{SW} , C_{BST} can be charged. If the HS-FET is on, then V_{IN} and V_{SW} are almost the same, and C_{BST} cannot be charged. If the LS-FET is on, the $(V_{IN} - V_{SW})$ can reach its maximum for fast charging. If there is no I_L , then V_{SW} equals V_{OUT} , and the difference between V_{IN} and V_{OUT} can charge C_{BST} . It is recommended to place a 20Ω resistor between SW and C_{BST} to reduce the SW voltage spike.






Figure 4: Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, the part starts up. The reference block starts up first to generate a stable V_{REF} and current. Then the internal regulator starts up to provide a stable supply for the remaining circuitry.

Three events can shut down the chip: V_{IN} going low, V_{EN} going low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid triggering any faults. Then V_{COMP} and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.



APPLICATION INFORMATION

Setting the LED Current

The external FB resistor (R_{FB}) sets I_{LED} (see Figure 5).




Figure 5: Feedback Network

 V_{FB} is 0.195V. I_{LED} can be calculated with Equation (1):

$$I_{LED} = \frac{0.195V}{R_{FR}} \tag{1}$$

The resistor (R_T) sets the loop bandwidth. A lower R_T results in a higher bandwidth, which can cause an insufficient phase margin. To ensure loop stability, choose an R_T value that provides an acceptable tradeoff between the bandwidth and phase margin. Table 1 lists recommended R_{FB} and R_T values for common outputs with 1- or 2-series LEDs.

Table 1: Resistor Values for Common LED Currents

| ILED (A) | R _{FB} (mΩ) | R _T (kΩ) |
|----------|----------------------|---------------------|
| 0.5 | 400 (1%) | 200 (1%) |
| 1 | 200 (1%) | 150 (1%) |
| 1.5 | 133 (1%) | 100 (1%) |

Selecting the Input Capacitor (C_{IN})

The step-down converter has a discontinuous input current (I_{IN}), and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN} . Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and small temperature coefficients.

For most applications, a $4.7\mu\text{F}$ to $10\mu\text{F}$ capacitor is sufficient. It is strongly recommended to use another low-value capacitor (e.g. $0.1\mu\text{F}$) with a small package size (0603) to absorb high-frequency switching noise. Place this capacitor as close to the VIN pin and ground as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (2):

$$I_{CIN} = I_{LED} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (2)

The worst-case condition occurs at $V_{IN} = 2 x V_{OUT}$, which can be calculated with Equation (3):

$$I_{CIN} = \frac{I_{LED}}{2} \tag{3}$$

For simplification, choose a C_{IN} with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}).

 C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, place a small, high-quality ceramic capacitor (e.g. $0.1\mu\text{F}$) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. V_{IN} ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (4):

$$\Delta V_{IN} = \frac{I_{LED}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (4)

Selecting the Output Capacitor (Cout)

The output capacitor (C_{OUT}) maintains the DC V_{OUT} . Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to reduce ΔV_{OUT} . ΔV_{OUT} can be estimated with Equation (5):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 f_{\text{SW}} \times C_{\text{OUT}}}) (5)$$

For ceramic capacitors, the capacitance dominates the impedance at f_{SW} , and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can be estimated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
 (6)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at f_{SW} . For simplification, ΔV_{OUT} can be estimated with Equation (7):



$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (7)

The characteristics of C_{OUT} also affect the stability of the regulation system. The MPQ4425C can be optimized for a wide range of capacitances and ESR values.

Selecting the Inductor

For most applications, a 1µH to 10µH inductor with a DC current rating of at least 25% greater than $I_{\text{LOAD_MAX}}$ is recommended. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower $\Delta V_{\text{OUT}};$ however, a larger-value inductor also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance is to allow the inductor ripple current (ΔI_{L}) to be approximately 30% of $I_{\text{LOAD_MAX}}.$ Then the inductance (L) can be calculated with Equation (8):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

Choose ΔI_L to be approximately 30% of I_{LOAD_MAX} . The peak I_L (I_{L_PEAK}) can be calculated with Equation (9):

$$I_{LP} = I_{LED} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (9)

Setting the V_{IN} Under-Voltage Lockout (UVLO) Threshold

The MPQ4425C has an internal, fixed UVLO threshold. The rising threshold is 3.5V, and the falling threshold is about 3.1V. For applications that require a higher UVLO, place an external resistor divider between the VIN and EN/DIM pins to raise the UVLO threshold (see Figure 6).




Figure 6: Adjustable UVLO Using EN/DIM Divider

The UVLO rising threshold (V_{IN_UVLO_RISING}) can be calculated with Equation (10):

$$V_{\text{IN_UVLO_RISING}} = \left(1 + \frac{R_{\text{UP}}}{500 k \Omega / / R_{\text{DOWN}}}\right) \times V_{\text{EN_RISING}} \tag{10}$$

Where V_{EN RISING} is 1.45V.

The UVLO falling threshold (V_{IN_UVLO_FALLING}) can be calculated with and Equation (11):

$$V_{\text{IN_UVLO_FALLING}} = \left(1 + \frac{R_{\text{UP}}}{500k\Omega //R_{\text{DOWN}}}\right) \times V_{\text{EN_FALLING}} (11)$$

Where V_{EN FALLING} is 1V.

Ensure that R_{UP} has a large enough resistance to limit the current flowing through EN/DIM below 100 μ A.

BST Resistor and External BST Diode

It is recommended to place a 20Ω resistor in series with C_{BST} to reduce the SW voltage spike. A higher resistance results in a lower SW voltage spike; however, a higher resistance can decrease efficiency.

If the duty cycle is high (>65%), then adding an external BST diode can enhance the efficiency of the regulator. A 2.5V to 5V power supply can be used to power the external BST diode. V_{CC} and V_{OUT} are the best choices supplying the circuit (see Figure 7).




Figure 7: Optional External BST Diode


The recommended external BST diode is the IN4148, and the recommended C_{BST} value is between $0.1\mu F$ and $1\mu F$.




PCB Layout Guidelines (12)

Efficient PCB layout (especially placement of C_{IN}) is critical for stable operation. A 4-layer layout is strongly recommended for improved thermal performance. For the best results, refer to Figure 8 and follow the guidelines below:


- Connect PGND to a large ground plane. If the bottom layer of the PCB is a ground plane, add multiple vias near PGND.
- 2. Connect the high-current paths at PGND and VIN using short, direct, and wide traces.
- Place the ceramic input capacitors especially the small-packaged input bypass capacitor (0603) – as close to the VIN and PGND pins as possible to minimize highfrequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- 5. Place the VCC capacitor as close to the VCC and GND pins as possible.
- 6. Route SW and BST away from sensitive analog areas, such as FB.
- 7. Place the feedback resistors close to the IC to keep the FB trace as short as possible.
- 8. Connect the power planes to the internal layers using multiple vias.



Top Layer



Mid-Layer 1



Mid-Layer 2




Figure 8: Recommended PCB Layout

rigure of Recommended PC

Note:

12) The recommended PCB layout is based on Figure 9 on page 26

Bottom Layer



TYPICAL APPLICATION CIRCUITS




Figure 9: Typical Application Circuit (ILED = 1.5A)






Figure 10: Typical Application Circuit with EMI Filters (ILED = 1.5A)



PACKAGE INFORMATION


QFN-13 (2.5mmx3mm) **Wettable Flank**






TOP VIEW


BOTTOM VIEW



SIDE VIEW



SECTION A-A




RECOMMENDED LAND PATTERN

NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 **MILLIMETERS MAX.**
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



| Part Number | Package | Quantity/ | Quantity/ | Reel | Carrier | Carrier |
|-------------------|-----------------------|-----------|-----------|----------|------------|------------|
| | Description | Reel | Tube | Diameter | Tape Width | Tape Pitch |
| MPQ4425CGQBE-AEC1 | QFN-13 (2.5mmx3mm) | 5000 | N/A | 13in | 12mm | 8mm |



REVISION HISTORY

| Revision # | Revision Date | Description | Pages Updated |
|------------|---------------|-----------------|---------------|
| 1.0 | 5/17/2022 | Initial Release | - |

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.