



The Future of Analog IC Technology®

MP2107/MP2107A

4A, 6V Synchronous Step-Down Switching Regulator

DESCRIPTION

The MP2107 is an internally compensated 1.5MHz fixed-frequency PWM synchronous step-down regulator. MP2107 operates from a 2.7V to 6V input and generates an output voltage as low as 0.8V.

The MP2107 integrates a 80mΩ high-side switch and a 60mΩ synchronous rectifier for high efficiency without an external Schottky diode. With peak current mode control and internal compensation, the MP2107 based solution delivers a very compact footprint with a minimum component count.

The MP2107 is available in a small 3mm x 3mm 10-pin QFN package and the MP2107A is available in an 8-pin SOIC package with an exposed pad.

FEATURES


- 4A Output Current
- Input Operation Range: 2.7V to 6V
- 60mΩ Internal Power MOSFET Switches
- All Ceramic Capacitor Design
- Up to 95% Efficiency
- 1.5MHz Fixed Switching Frequency
- Adjustable Output from 0.8V to 0.9xV_{IN}
- Internal Soft-Start
- Frequency Synchronization Input
- Power Good Output
- Cycle-by-Cycle Current Limiting
- Hiccup Short Circuit Protection
- Thermal Shutdown
- 3mm x 3mm 10-pin QFN (MP2107) and 8-pin SOIC (MP2107A) Packages

APPLICATIONS


- μP/ASIC/DSP/FPGA Core and I/O Supplies
- Printers and LCD TVs
- Network and Telecom Equipment
- Point of Load Regulators

"MPS" and "The Future of Analog IC Technology" are Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



Efficiency vs Output Current



ORDERING INFORMATION

| Part Number | Package | Top Marking | Free Air Temperature (T _A) |
|-------------|-------------------|-------------|----------------------------------------|
| MP2107DQ* | QFN10 (3mm x 3mm) | P2 | -40°C to +85°C |
| MP2107ADN** | SOIC8E | MP2107ADN | -40°C to +85°C |


* For Tape & Reel, add suffix -Z (e.g. MP2107DQ-Z).

For RoHS Compliant packaging, add suffix -LF (e.g. MP2107DQ-LF-Z)

** For Tape & Reel, add suffix -Z (e.g. MP2107ADN-Z).

For RoHS Compliant packaging, add suffix -LF (e.g. MP2107ADN-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

| | |
|-------------------------|------------------------------------------|
| IN to GND | -0.3V to +6.5V |
| SW to GND | -0.3V to V _{IN} + 0.3V |
| | -2.5V to V _{IN} +2.5V for <50ns |
| FB, EN/SYNC, POK to GND | -0.3V to +6.5V |
| BS to SW | -0.3V to +6.5V |

Continuous Power Dissipation (T_A = +25°C) (2)

| | |
|----------------------|-----------------|
| QFN10 (3mm x 3mm) | 2.5W |
| SOIC8E | 2.5W |
| Junction Temperature | 150°C |
| Lead Temperature | 260°C |
| Storage Temperature | -65°C to +150°C |

Recommended Operating Conditions (3)

| | |
|-----------------------------------------|-------------------------------|
| Supply Voltage V _{IN} | 2.7V to 6V |
| Output Voltage V _{OUT} | 0.8V to 0.9 x V _{IN} |
| Operating Junct. Temp (T _J) | -40°C to +125°C |

Thermal Resistance (4)

| | θ _{JA} | θ _{JC} |
|-------------------|-----------------|-----------------|
| QFN10 (3mm x 3mm) | 50 | 12 ... °C/W |
| SOIC8E | 50 | 10 ... °C/W |

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS ⁽⁵⁾
 $V_{IN} = V_{EN} = 3.6V$, $V_{CC} = 5V$ (MP2107A Only), $T_A = +25^{\circ}C$, unless otherwise noted.

| Parameters | Condition | Min | Typ | Max | Units |
|------------------------------------|-------------------------------------------|-------|----------|-------|-------------|
| Supply Current | $V_{EN} = V_{IN}$ $V_{FB} = 0.85V$ | | 750 | | μA |
| Shutdown Current | $V_{EN} = 0V$, $V_{IN} = 6V$ | | 1 | | μA |
| IN Undervoltage Lockout Threshold | Rising Edge | | 2.59 | 2.69 | V |
| IN Undervoltage Lockout Hysteresis | | | 210 | | mV |
| Regulated FB Voltage | $T_A = +25^{\circ}C$ | 0.776 | 0.800 | 0.824 | V |
| FB Input Current | $V_{FB} = 0.85V$ | | ± 50 | | nA |
| EN High Threshold | $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ | 1.6 | | | V |
| EN Low Threshold | $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ | | | 0.4 | V |
| Internal Soft-Start Time | | | 120 | | μs |
| Maximum Synch Frequency | | | 2 | | MHz |
| Minimum Synch Frequency | | | 1 | | MHz |
| Minimum On Time | | | 50 | | ns |
| Maximum Duty Cycle | | | 90 | | % |
| POK Upper Trip Threshold | FB respect to the nominal value | | 10 | | % |
| POK Lower Trip Threshold | FB respect to the nominal value | | -10 | | % |
| POK Output Voltage Low | $I_{SINK} = 5mA$ | | | 0.4 | V |
| POK Deglitch Timer | | | 30 | | μs |
| Thermal Shutdown Threshold | Hysteresis = $20^{\circ}C$ | | 150 | | $^{\circ}C$ |

Note:

 5) Production test at $+25^{\circ}C$. Specifications over the temperature range are guaranteed by design and characterization.


PIN FUNCTIONS

| SOIC Pin# | QFN Pin# | Name | Description |
|-----------|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| – | 6 | POK | Open Drain Power Good Output. “HIGH” output indicates V_{OUT} is within $\pm 10\%$ window. “LOW” output indicates V_{OUT} is out of $\pm 10\%$ window. POK is pulled down in shutdown. |
| 3 | 4, 7 | IN | Input Supply. A decoupling capacitor to ground is required close to these pins to reduce switching spikes. |
| 6, 7 | 3, 8 | SW | Switch Node Connection to the Inductor. These pins connect to the internal high and low-side power MOSFET switches. All SW pins must be connected together externally. |
| 2 | 2, 9 | GND | Ground. Connect these pins with larger copper areas to the negative terminals of the input and output capacitors. |
| 4 | 5 | BS | Bootstrap. A capacitor between this pin and SW provides a floating supply for the high-side gate driver. |
| 1 | 1 | FB | Feedback. This is the input to the error amplifier. An external resistive divider connects this pin between the output and GND. The voltage on the FB pin compares to the internal 0.8V reference to set the regulation voltage. |
| 8 | 10 | EN/SYNC | Enable and Frequency Synchronization Input Pin. Forcing this pin below 0.4V shuts down the part. Forcing this pin above 1.6V turns on the part. Applying a 1MHz to 2MHz clock signal to this pin synchronizes the internal oscillator frequency to the external clock. |
| 5 | – | VCC | Logic circuitry bias supply. Connect directly to VIN or 3.3V to 5V supply. Bypass with a low ESR 1 μ F ceramic capacitor as close to the pin as possible |

TYPICAL PERFORMANCE CHARACTERISTICS
 $V_{IN} = 5V$, $V_{CC} = 5V$ (MP2107A Only), $V_O = 1.8V$, $L1 = 1.0\mu H$, $C2 = 47\mu F$, $T_A = +25^\circ C$, unless otherwise noted.

Steady State Operation


No Load



400ns/div.

Steady State Operation


Half Load



400ns/div.

Steady State Operation


Full Load



400ns/div.

Load Transient


1A-4A Step Resistive Load



200µs/div.

Start-up through Enable


No Load



100µs/div.





Start-up through Enable


Full Load



100µs/div.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)
 $V_{IN} = 5V$, $V_{CC} = 5V$ (MP2107A Only), $V_O = 1.8V$, $L1 = 1.0\mu H$, $C2 = 47\mu F$, $T_A = +25^\circ C$, unless otherwise noted.

Shut-down through Enable

Shut-down through Enable

Short Circuit Protection

Short Circuit Recovery


FUNCTIONAL BLOCK DIAGRAM

Figure 1—Function Block Diagram (MP2107)

FUNCTIONAL DESCRIPTION

PWM Control

The MP2107 is a constant frequency peak-current-mode control PWM switching regulator. Refer to the functional block diagram. The high side N-Channel DMOS power switch turns on at the beginning of each clock cycle. The current in the inductor increases until the PWM current comparator trips to turn off the high side DMOS switch. The peak inductor current at which the current comparator shuts off the high side power switch is controlled by the COMP voltage at the output of feedback error amplifier. The transconductance from the COMP voltage to the output current is set at 11.25A/V.

This current-mode control greatly simplifies the feedback compensation design by approximating the switching converter as a single-pole system. Only Type II compensation network is needed, which is integrated into the MP2107. The loop bandwidth is adjusted by changing the upper resistor value of the resistor divider at the FB pin. The internal compensation in the MP2107 simplifies the compensation design, minimizes external component counts, and keeps the flexibility of external compensation for optimal stability and transient response.

Enable and Frequency Synchronization (EN/SYNC PIN)

This is a dual function input pin. Forcing this pin below 0.4V for longer than 4 μ s shuts down the part; forcing this pin above 1.6V for longer than 4 μ s turns on the part. Applying a 1MHz to 2MHz clock signal to this pin also synchronizes the internal oscillator frequency to the external clock. When the external clock is used, the part turns on after detecting the first few clocks regardless of duty cycles. If any ON or OFF period of the clock is longer than 4 μ s, the signal will be intercepted as an enable input and disables the synchronization.

Soft-Start and Output Pre-Bias Startup

When the soft-start period starts, an internal current source begins charging an internal soft-start capacitor. During soft-start, the voltage on the soft-start capacitor is connected to the non-inverting input of the error amplifier. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of 0.8V.

At this point the reference voltage takes over at the non-inverting error amplifier input. The soft-start time is internally set at 120 μ s. If the output of the MP2107 is pre-biased to a certain voltage during startup, the IC will disable the switching of both high-side and low-side switches until the voltage on the internal soft-start capacitor exceeds the sensed output voltage at the FB pin.

Over Current Protection

The MP2107 offers cycle-to-cycle current limiting for both high-side and low-side switches. The high-side current limit is relatively constant regardless of duty cycles. When the output is shorted to ground, causing the output voltage to drop below 70% of its nominal output, the IC is shut down momentarily and begins discharging the soft start capacitor. It will restart with a full soft-start when the soft-start capacitor is fully discharged. This hiccup process is repeated until the fault is removed.

Power Good Output (POK PIN)

The MP2107 includes an open-drain Power Good output that indicates whether the regulator output is within $\pm 10\%$ of its nominal output. When the output voltage moves outside this range, the POK output is pulled to ground. There is a 30 μ s deglitch time when the POK output change its state.

Bootstrap (BST PIN)

The gate driver for the high-side N-channel DMOS power switch is supplied by a bootstrap capacitor connected between the BS and SW pins. When the low-side switch is on, the capacitor is charged through an internal boost diode. When the high-side switch is on and the low-side switch turns off, the voltage on the bootstrap capacitor is boosted above the input voltage and the internal bootstrap diode prevents the capacitor from discharging.

APPLICATION INFORMATION

Output Voltage Setting

The external resistor divider sets the output voltage (see Page 1, Schematic Diagram). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation (refer to description function). The relation between R1 and feedback loop bandwidth (f_c), output capacitance (C_o) is as follows:

$$R1(k\Omega) = \frac{1.24 \times 10^6}{f_c(kHz) \times C_o(\mu F)}$$

The feedback loop bandwidth (f_c) is no higher than 1/10th of switching frequency of MP2107. In the case of ceramic capacitor as C_o , it is usually set in the range of 50kHz and 150kHz for optimal transient performance and good phasemargin. If an electrolytic capacitor is used, the loop bandwidth is no higher than 1/4 of the ESR zero frequency (f_{ESR}). f_{ESR} is given by:

$$f_{ESR} = \frac{1}{2\pi \times R_{ESR} \times C_o}$$

For example, choose $f_c=70kHz$ with a ceramic capacitor, $C_o=47\mu F$, R1 is estimated to be 400K Ω . R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection vs. Output Voltage Setting

| Vout | R1 | R2 | L | Cout (Ceramic) |
|------|---------------|---------------|-------------------------|----------------|
| 1.2V | 400k Ω | 806k Ω | 0.47 μH -1 μH | 47 μF |
| 1.5V | 400k Ω | 453k Ω | 0.47 μH -1 μH | 47 μF |
| 1.8V | 400k Ω | 316k Ω | 0.47 μH -1 μH | 47 μF |
| 2.5V | 400k Ω | 187k Ω | 0.47 μH -1 μH | 47 μF |
| 3.3V | 400k Ω | 127k Ω | 0.47 μH -1 μH | 47 μF |

Inductor Selection

A 0.47 μH to 1 μH inductor with DC current rating at least 25% higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance shall be <10m Ω . See Table 2 for recommended inductors and manufacturers. For most designs, the inductance value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

where ΔI_L is Inductor Ripple Current. Choose inductor ripple current approximately 30% of the maximum load current, 4A.

The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions, larger inductance is recommended for improved efficiency.

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency shall be less than input source impedance to prevent high frequency switching current passing to the input source. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 47 μF capacitor is sufficient.

Output Capacitor Selection

The output capacitor keeps output voltage ripple small and ensures a stable regulation loop. The output capacitor impedance shall be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. If an electrolytic capacitor is used, pay attention to output ripple voltage, extra heating, and the selection of feedback resistor R1 (refer to "Output Voltage Setting" section) due to the large ESR of electrolytic capacitor. The output ripple ΔV_{OUT} is approximately:

$$\Delta V_{OUT} \leq \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{OSC} \times L} \times \left(ESR + \frac{1}{8 \times f_{OSC} \times C_3} \right)$$

External Schottky Diode

For this part, an external schottky diode is recommended to be placed close to "SW" and "GND" pins, especially when the output current is larger than 2A.

With the external schottky diode, the voltage spike and negative kick on "SW" pin can be minimized; moreover, the conversion efficiency can also be improved a little.

For the external schottky diode selection, it's noteworthy that the maximum reverse voltage rating of the external diode should be larger than the maximum input voltage. As for the current rating of this diode, 0.5A rating should be sufficient

PC Board Layout

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines as follows. Here, the typical application circuit is taken as an example to illustrate the key layout rules should be followed.

- 1) For MP2107, a PCB layout with more than (or) four layers is recommended.
- 2) The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces.
- 3) For MP2107, two input ceramic capacitors (2 x (10 μ F~22 μ F)) are strongly recommended to be

placed on both sides of the MP2107 package and keep them as close as possible to the "IN" and "GND" pins. If this placement is not possible, a ceramic cap (10 μ F~47 μ F) must be placed across PIN7-"IN" and PIN9-"GND" since the internal Vcc supply is powered from PIN7, and good decoupling is needed to avoid any interference issues.


For MP2107A, a input ceramic capacitor should be placed as close as possible to "IN" and "GND" pins.

- 4) The external feedback resistors shall be placed next to the FB pin. Keep the FB trace as short as possible. Don't place test points on FB trace if possible.
- 5) Keep the switching node SW short and away from the feedback network.
- 6) For MP2107A, a RC low pass filter is recommended for VCC supply. The Vcc decoupling capacitor must be placed as close as possible to "VCC" pin and "GND" pin.


Table 2—Suggested Surface Mount Inductors

| Manufacturer | Part Number | Inductance (μ H) | Max DCR (m Ω) | Current Rating (A) | Dimensions L x W x H (mm3) |
|--------------------------|--------------|-----------------------|-----------------------|--------------------|----------------------------|
| Würth Electronics | | | | | |
| | 744310055 | 0.55 | 4.5 | 14 | 7×6.9×3 |
| | 744310095 | 0.95 | 7.4 | 11 | 7×6.9×3 |
| TOKO | | | | | |
| | B1015AS-1R0N | 1 | 11 | 6.9 | 8.4×8.3×4 |


Recommended Layout Pattern




Top Layer



Inner Layer 1




Inner Layer 2




Bottom Layer

Figure 2—Recommended PCB Layout of MP2107








Top Layer




Bottom Layer







Figure 3—Recommended PCB Layout of MP2107A

TYPICAL APPLICATION CIRCUIT

Figure 4—Typical application circuit of MP2107

Figure 5—Typical application circuit of MP2107A

PACKAGE INFORMATION
QFN10 (3mm x 3mm)

TOP VIEW

BOTTOM VIEW

SIDE VIEW
**PIN 1 ID OPTION A
R0.20 TYP.**
**PIN 1 ID OPTION B
R0.20 TYP.**

DETAIL A

RECOMMENDED LAND PATTERN
NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.

PACKAGE INFORMATION
SOIC8E (EXPOSED PAD)

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.