

The Future of Analog IC Technology

### DESCRIPTION

The MP4013 is a current mode controller designed for driving the high brightness Light Emitting Diodes (LEDs) with wide supply voltage 8V-26V. It can be used in Boost, Buck, Buckboost and SEPIC topologies.

The MP4013 drives external MOSFET with fixed frequency architecture to regulate the LED current, which is measured through an external current sense resistor. The switching frequency can be programmed to meet kinds of applications. The cycle-by-cycle current limit can be programmed by the sense resistor on CS pin.

The MP4013 integrates a 600mV reference voltage for LED current feedback with  $\pm 1.2\%$  accuracy. It outputs a 5V reference voltage with  $\pm 1\%$  accuracy, which is used as the reference voltage for external circuit.

The MP4013 implements both DC input analog dimming and pulse signal input analog dimming function. The amplitude of the LED current could be controlled either by the level of a DC input signal or by the duty cycle of a pulse signal. The MP4013 also employs fast and deep PWM dimming to the LED current with high dimming ratio.

MP4013 integrates Under-Voltage Lockout, Over Voltage Protection, Over Current Protection, Short LED Protection, Short Output Protection, Short Inductor/diode Protection and OTP. The fault indicator is pulled low in fault condition.

The MP4013 is available in SOIC-16 package.

### FEATURES

- Constant-current WLED Driver
- 600mV Feedback Voltage with ±1.2% Accuracy
- 8V-26V Input Voltage
- Programmable Switching Frequency
- Leading Edge Blanking for Current Sense
- High Dimming Ratio Fast DPWM Dimming
- DC Input or Pulse Signal Input Analog
  Dimming
- 5V Reference Voltage with ±1% Accuracy
- External PWM Dimming MOS Driver
- Programmable Input Bus Voltage UVLO
- Soft Start
- Over Voltage Protection
- Short LED Protection
- Short Output Protection
- Over Current Protection
- Short Inductor/Diode Protection
- Fault Indicator
- VIN UVLO
- Thermal Shutdown
- Available in SOIC-16 package

### APPLICATIONS


- LCD Backlighting applications
- DC/DC LED Driver applications
- General Illumination
- Industrial Lighting
- Automotive/ Decorative LED Lighting

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

### **TYPICAL APPLICATION**





### **ORDERING INFORMATION**

Part Number*	Package	Top Marking
MP4013GS	SOIC-16	See Below

\* For Tape & Reel, add suffix -Z (e.g. MP4013GS-Z);

### **TOP MARKING**

#### M<u>psyyww</u>

MP4013

#### LLLLLLLL

MPS: MPS prefix: YY: year code; WW: week code: MP4013: part number; LLLLLLLL: lot number;

### PACKAGE REFERENCE

**TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS (1)

VIN, VEN, VADIM_P	0.3V to 28V
V <sub>FAULT</sub>	0.3V to 26V
VGATE, VDIMO	0.3V to 19V
All Other Pins	0.3V to 6.5V
Junction Temperature	150°C
Lead Temperature	260°C
Continuous Power Dissipation (T <sub>A</sub>	= +25°C) <sup>(2)</sup>
SOIC16	1.56 W

### **Recommended Operating Conditions** <sup>(3)</sup>

IN Supply Voltage VIN	8V to 26V
Operating Junction Temp. TJ	40°C to +125°C

# Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

SOIC-16......80.... 35... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  =24V,  $T_A$  = +25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Operating Input Voltage	VIN		7.6		26	V
Supply Current (Quiescent)	la	V <sub>FB</sub> =1V		1.1	1.3	mA
VIN Under Voltage Lockout	V <sub>IN-UVLO</sub>	V <sub>IN</sub> Rising	6.7	7.1	7.5	V
VIN Under Voltage Lockout Hysteresis	VIN-HYS		320	395	470	mV
Feedback	•					
FB Feedback Voltage	VFB		593	600	607	mV
FB Input Current	IFB	V <sub>FB</sub> =600mV	-0.1		0.1	μA
Reference	•					
Reference Voltage	VREF		4.95	5	5.05	V
Reference Line Regulation	VREFLINE	0.1µF bypass capacitor, I <sub>REF</sub> =0 V <sub>IN</sub> =8-24V	0		25	mV
Reference Load Regulation	VREFLOAD	0.1µF bypass capacitor, I <sub>REF</sub> =0- 500uA	0		50	mV
UVLO					•	•
UVLO Threshold	Vuvlo	UVLO Rising	2.25	2.37	2.49	V
UVLO Hysteresis	VUVLO-HYS		110	160	210	mV
UVLO pin Leakage Current	IUVLO		-1		1	uA
Oscillator					•	•
Oscillator Frequency	fosc1	R <sub>T</sub> =100kΩ	510	590	670	kHz
Oscillator Frequency	fosc2	R⊤=499kΩ	112	130	148	kHz
Maximum Duty Cycle	D <sub>MAX</sub>	R <sub>T</sub> =499kΩ	95	97.5		%
GATE					•	•
GATE High Threshold	Vgate		12	13	13.8	V
GATE Output Rise Time	T <sub>RISE</sub>	C <sub>GATE</sub> =1nF		40		ns
GATE Output Fall Time	TFALL	C <sub>GATE</sub> =1nF		40		ns
GATE Source Current <sup>(5)</sup>	Igate-so	V <sub>GATE</sub> =0V		1.5		Α
GATE Sink Current <sup>(5)</sup>	IGATE-SI	V <sub>GATE</sub> =13V		0.7		Α
Enable						
EN High Threshold	V <sub>EN-HI</sub>	V <sub>EN</sub> Rising	1.5			V
EN Low Threshold	V <sub>EN-LO</sub>	V <sub>EN</sub> Falling			0.8	V
EN Input Current	I <sub>EN</sub>	V <sub>EN</sub> =3.3V		3	4	μA
PWM Dimming						
PWM High Threshold	V <sub>PWMI-HI</sub>	V <sub>PMW</sub> Rising	1.5			V
PWM Low Threshold	V <sub>PWMI-LO</sub>	V <sub>PMW</sub> Falling			0.8	V
PWM Pull-down Resistance	Rpwm			1		MΩ


### ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN}$  =24V,  $T_A$  = +25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
DIMO						
DIMO High Threshold	VDIMO	V <sub>IN</sub> =24V	12.8	13.3	13.8	V
DIMO Source Current <sup>(5)</sup>	I <sub>DIMO-SO</sub>	V <sub>DIMO</sub> =0V		0.1		Α
DIMO Sink Current <sup>(5)</sup>	DIMO-SI	V <sub>DIMO</sub> =13V		0.2		Α
Analog Dimming		·				
Maximum Analog Dimming Threshold	VADMAX		2.25	2.34	2.43	V
	Vfb_adim	V <sub>ADIM</sub> =24mV		9.8		mV
		V <sub>ADIM</sub> =100mV		28.4		mV
Dimming Linearity		V <sub>ADIM</sub> =240mV		63.3		mV
		V <sub>ADIM</sub> =480mV		123.3		mV
		V <sub>ADIM</sub> =720mV		183.3		mV
ADIM_P High Threshold	Vadim_phi		1.5			V
ADIM_P Low Threshold	VADIM_PLO				0.8	V
ADIM_P Pull Down Resistor	$R_{\text{ADIM}_P}$			1		MΩ
ADIM_P Floating (when the voltage high than this level, IC take it as no pulse signal applied)	Vadim_pf		6	6.45	6.9	V
Current Sense		·				
Current Limit Value	Vcl	Duty=0	435	485	535	mV
OCP Detect Voltage	VOCP	Over Current Protection	490			mV
Leading Edge Blanking Time	T <sub>BLANK</sub>		100 180		250	ns
Compensation						
Transconductance of Error Amplifier	GEA		280 370		460	μA/V
Maximum Sourcing/Sinking Current	I <sub>EA</sub>		80			μA
Soft Start Current	lss	V <sub>FB</sub> <0.8*IREF	15	22	30	μA
Time for COMP Saturated Protection Detection	T <sub>COMP</sub>			2048		cycle
Over Voltage Protection						
OVP Threshold	Vovp-th		4.9	5	5.1	V
OVP Threshold Hysteresis	Vovp-hys			440		mV
SCP Protection Threshold	Vovp-scp		250	300	350	mV
Output Short Protection						
FB Short Protection Threshold			1.15	1.22	1.29	V
Propagation time for short circuit detection	TOFF	FB=1.3V, FAULT goes form high to low		1.4	2	μs
Thermal Shutdown (5)				160		°C


Notes:

5) Guaranteed by design




www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. -



PVIN<sub>(bus voltage)</sub>=36V, VIN<sub>(IC supply)</sub>=12V, V<sub>LED</sub>=150V, I<sub>LED</sub>=240mA, f<sub>S</sub>=100kHz, L=330µH. Otherwise noticed.



90

45

60 75 90 105 120 135 150

LED VOLTAGE (V)

60


42

48

**INPUT VOLTAGE (V)** 

54

PVIN(bus voltage)=36V, VIN(IC supply)=12V, VLED=150V, ILED=240mA, fs=118kHz, L=330µH. Otherwise noticed.



4µs/div.

SHORT


10ms/div.

200mA/div.

LED 200mA/div.

100ms/div.

 $PVIN_{(bus \ voltage)} = 36V, \ VIN_{(IC \ supply)} = 12V, \ V_{LED} = 150V, \ I_{LED} = 240mA, \ f_S = 100kHz, \ L = 330\mu H. \ Otherwise noticed.$ 



## **PIN FUNCTIONS**

Pin #	Name	Pin Function
1	VIN	Input Supply Pin, 8-26V. It is the input of internal linear regulator. Must be locally bypassed.
2	FAULT	Fault Indication Output Pin, open drain. FAULT is high-Z during normal operation, and pulled to GND when fault is triggered.
3	GATE	External MOSFET Gate Driver Pin.
4	UVLO	Input Voltage Bus UVLO Pin. A voltage higher than UVLO threshold (2.37V) to enable IC.
5	GND	Ground.
6	CS	Switch Current Sense Input Pin. It is used to sense the current of the external power FET. It integrates a built-in blanking time to avoid switching noise interruption.
7	RT	Switching frequency set Pin. A resistor connected between this pin and GND sets the frequency.
8	REF	Reference Output Pin. 5V reference voltage with ±1% accuracy. Must be locally bypassed.
9	PWM	PWM Dimming Input Pin. Apply a PWM signal on this pin for brightness control. The GATE and DIMO are disabled when PWM signal is low. The GATE and DIMO are enabled when PWM signal is high.
10	DIMO	External Dimming MOS Driving Signal Pin. This pin is pulled down to GND when the PWM signal is Low, or the protection is triggered.
11	ADIM_P	Pulse signal Input Analog Dimming Input Pin. Apply a high-frequency pulse signal on this pin while doing pulse signal input analog dimming.
12	ADIM	Analog Dimming Input Pin. Apply a DC voltage from 0 to 2.34V to adjust the amplitude of LED current from minimum to full scale to implement the DC analog dimming function. Place a capacitor on this pin while doing pulse signal input analog dimming. Keep the voltage of this pin higher than 2.4V when analog dimming is not required.
13	COMP	Compensation Pin. This pin is used to compensate the regulation control loop. Connect a capacitor or a series RC network from COMP to GND. COMP pin is also used for soft start. At IC start up, the internal error sourcing/sinking capacitor is 1/4 times of normal current capacity until the output current reaches 80% of setting current.
14	FB	Feedback Input Pin. 600mV internal feedback voltage. Connect a current sense resistor from FB to GND. The FB voltage is higher than 1.22V for 1us, the short load protection is triggered, and IC latch off.
15	OVP	Over Voltage Protection Input Pin. Connect a resistor divider from output to this pin to program the OVP threshold. When the voltage of this pin reaches 5V, the MP4013 triggers over voltage protection.
16	EN/SYNC	Enable/Switching frequency Synchronization Pin. A high level to enable the IC. Apply a high frequency (>30kHz) pulse signal on this pin, the switching frequency can be synchronized.



### **OPERATION**

MP4013 drives external MOSFET with current mode architecture to regulate the LED current, which is measured through an external current sense resistor.


MP4013 employs a special circuit for regulating the internal power supply, which covers a wide input voltage from 8V to 26V. MP4013 has a 5V reference with  $\pm$ 1% accuracy, which is used as the reference of external circuit.

The switching frequency of MP4013 can be programmed through the resistor between RT pin and GND to meet variable specifications.

The slope compensation is integrated to avoid sub harmonic resonant when duty cycle is greater than 0.5. The cycle-by-cycle current limit can be programmed by the sense resistor on CS pin.

MP4013 implements both DC input analog dimming and pulse signal input analog dimming.

MP4013 integrates Under-Voltage Lockout, Over Voltage Protection, Over Current Protection, Short LED protection, Short Circuit Protection, Short Inductor/diode Protection and OTP.







#### Soft Start

MP4013 implements soft start by limiting the current capability of the internal error amplifier when startup. The COMP is firstly jump to its clamp voltage (~0.3V), and then the sourcing/ sinking current of the internal error amplifier is limited to charge up external COMP capacitor when the output current is lower than 0.8 of the setting value to achieve the soft start.





Figure 2: Soft Start Process

#### **Analog Dimming**

MP4013 implements DC input analog dimming and pulse signal input analog dimming.

For DC input analog dimming, apply a DC voltage from 0-2.34V on ADIM pin to linearly adjust internal LED current reference voltage from minimum to the maximum value.

For pulse signal input analog dimming, place a capacitor on the ADIM pin and apply a pulse signal (>10 kHz recommended) on ADIM\_P pin. This external pulse signal is adjusted internally and forms an internal pulse signal with the same duty and internal reference amplitude. Through an R-C filter, the average voltage of this internal pulse signal is gotten on ADIM pin. Adjust the duty cycle of the pulse signal on ADIM\_P to adjust the voltage on ADIM pin and realize the pulse signal input analog dimming.





### **PWM Dimming**

PWM dimming can be achieved by applying a PWM signal on PWM pin. When the PWM signal is high, the GATE and DIMO outputs are enabled, and the output of the internal error amplifier is connected to the external compensation network. So the LED current is regulated accurately. When the PWM signal goes low, the GATE signal is disabled, and the DIMO pin is pulled down to GND to turn off the external dimming MOSFET. Meanwhile, the output of the internal EA is disconnected from the compensation network. Thus, the COMP voltage will be held by the external capacitor. And the dimming MOSFET can prevent the output voltage from being discharged, which helps to achieve the high-speed and deepratio PWM dimming with better linear dimming performance.

To avoid the LED flicker in small ratio PWM dimming such as 0.1% PWM dimming duty, the oscillator is synchronized by the PWM dimming signal.



#### Protection

MP4013 includes Under-Voltage Lockout, Over Voltage Protection, Short Load Protection, Short Circuit Protection, Over Current Protection and Short Inductor/diode Protection. If the fault conditions are detected, the Gate, DIMO, COMP and Fault pins are pulled down.

#### A Under Voltage Lockout

MP4013 integrates VIN UVLO. The internal circuit does not work until the VIN voltage reaches 7.1V. The hysteresis of VIN UVLO is 395mV.

#### **B. Over Voltage Protection**

The Over Voltage Protection is detected by the voltage of OVP pin. When the OVP voltage rise to its high threshold, the over voltage protection is triggered. The GATE, DIMO, COMP and Fault pin are pulled down. After the OVP voltage decreases to its low threshold, the IC tries to recover.


#### **C. Short Load Protection**

In short load condition, a large short current will be detected by FB sense resistor. If the FB sensed voltage is higher than 1.22V for 1us, the Short Load Protection is triggered, IC latch off, and FAULT pin pulls to low.

#### **D. Short Circuit Protection**

When short circuit at normal operation, the output voltage is pulled low and no current is sensed on FB pin. If the conditions OVP<300mV, FB<0.3×IREF, COMP>1V are satisfied, the protection is triggered and IC latch off.

Fig 5 shows another circuit for the short circuit protection. It uses a PMOS for PWM dimming and also for short circuit protection. When LED+ is shorted to GND, the MP4013 disables the output of DIMO, and the PMOS is disconnected.



#### **Figure 4: Short Circuit Protection Scheme**

#### E. Over Current Protection (Short Inductor/ Diode Protection)

MP4013 implements cycle-by-cycle current limit function for protection. In normal operation caused by over load and lower input voltage, the over current protection can be recoverable.

In some unexpected cases, like inductor or diode short cases, when the voltage of CS pin which is detected by external CS sense resistor hits latch off current limit value within mini-on time (around 300ns) for 7 consecutive cycles, the Over Current Protection is triggered, IC latch off.

#### F. LED- to GND Short Protection

In LED- to GND short condition, FB pin sense no current that makes the COMP charge to its saturated value. When COMP keeps saturated for 2048 switching cycles and FB is below 30% of internal IREF, protection is triggered, IC latches off.

### **APPLICATION INFORMATION**

#### **LED Current Setting**

The LED current is set by LED current sense resistor ( $R_{FB}$ ).

$$R_{FB} = \frac{600mV}{I_{LED}}$$

#### **Switching Frequency Setting**

The switching frequency is set by an external frequency resistor on RT pin.

$$R_{T}(k\Omega) = \frac{6.8 \times 10^{4}}{f_{S}(kHz)} - 15.6$$

Set switching frequency to 100 kHz, a 664kOhm resistor is needed.

#### **Selecting Inductor**

Select the inductor to make the circuit work in CCM (Continuous Conduction Mode).

$$L = \frac{V_{IN} \times (V_O - V_{IN})}{V_O \times \Delta I_L \times f_S}$$

Where,  $\Delta I_L$  is the peak-to-peak current of inductor current. Design the  $\Delta I_L 30\%$  to 60% of inductor average current.

$$I_{L_AVG} = \frac{V_O \times I_{LED}}{V_{IN}}$$

Make sure the inductor saturated current is greater than the inductor peak current.

$$I_{L_PK} = I_{L_AVG} + \frac{1}{2}\Delta I_L$$

#### **Current Sense Resistor Setting**

The cycle-by cycle current limit and slope compensation are both integrated. The current limit value can be programmed by the external CS resistor which connects from CS pin to GND. The maximum value of CS sense resistor can be set as follow:

$$\text{Rcs}_{\text{max}}(\Omega) = \frac{0.435\text{-}0.27\times\text{D}}{\text{I}_{\text{L}_{\text{P}^{k}}}}$$

The D is duty cycle of GATE signal, in CCM,

$$D=1\!-\!\frac{V_{IN}}{V_O}$$

The  $I_{L_{PK}}$  is the peak current of inductor. The slope compensation is integrated to avoid sub-

harmonic resonant when duty is larger than 0.5 in CCM. The following must be satisfied.

$$\mathsf{Rcs}(\Omega) \le 5.4 \times \frac{\mathsf{L}(\mu\mathsf{H}) \times \mathsf{fs}(\mathsf{kHz})}{\mathsf{V}_{\mathsf{L}}(\mathsf{V})} \times 10^{-4}$$

#### **Over Voltage Protection Setting**

Choose a voltage divider (R1, R2 in typical application) to set the over voltage protection threshold:

$$V_{_{OVP}}=5V\times\frac{R1\!+\!R2}{R2}$$

Normally set the OVP point 10%-20% higher than normal operation output voltage.

#### **Bus Voltage UVLO Setting**

Choose a voltage divider (R3, R4 in typical application) to set the Input Bus Voltage UVLO point

$$V_{\text{UVLO}} = 2.37V \times \frac{R3 + R4}{R3}$$

Normally, set the Bus voltage UVLO point about 10%-20% lower than minimum input bus voltage.

#### Selecting MOSFET and Diode

There are 2 MOSFET for MP4013 applications. One is for boost converter, the power MOSFET; and the other is for PWM dimming, the dimming MOS.

Choose the power MOS with voltage rating at least 20% higher than OVP voltage to ensure the safety in all condition. The RMS current of the MOSFET can be calculated as follow.

$$I_{RMS} = \sqrt{D \times (I_{L_AVG}^2 + \frac{1}{12}\Delta I_{L_a}^2)}$$

Choose the dimming MOS with the voltage rating 20% higher than OVP voltage for 20% safety margin, and the current rating is about 3-5 of LED current.

Choose the diode with voltage rating greater than OVP point, at least 20% higher than OVP point, and the current rating greater than LED current.

#### **Selecting Input Capacitor**

The input capacitor reduces the surge current drawn from the input supply and switching noise from the device. Use ceramic capacitor with X7R dielectrics with low ESR and small temperature coefficients.

Select a capacitor to limit the input voltage ripple  ${\scriptstyle \Delta}\,V_{\text{IN}}$  to less than 5% to 10% of its DC value.

$$C_{\text{IN}} \geq \! \frac{\Delta I_{\text{L}}}{8 \times \Delta V_{\text{IN}} \times f_{\text{s}}}$$


#### **Selecting Output Capacitor**

The output capacitor limits the output voltage ripple  $\triangle$  V<sub>0</sub> (normally less than 1% to 5% of its DC value), and ensure feedback loop stability.

$$C_{\text{OUT}} \geq \frac{I_{\text{LED}} \times (V_{\text{O}} - V_{\text{IN}})}{\Delta V_{\text{O}} \times f_{\text{s}} \times V_{\text{O}}}$$

#### **Compensation Network Setting**

The MP4013 implements peak-current-mode control to regulate the LED current through a compensation network on COMP pin. Usually a RCC network is adopted for most applications, as showing in Figure 5.



**Figure 5: Compensation Network** 

The transfer function of the compensation network is (assume  $C_Z >> C_P$ ):

$$EA(s) \approx \frac{G_{\text{EA}} \times R_{\text{FB}}}{R_{\text{FB}} + R_{\text{LED}_{\text{AC}}}} \times \frac{1}{s \times C_z} \times \frac{1 + s \times C_z \times R_{\text{COMP}}}{1 + s \times C_P \times R_{\text{COMP}}}$$

Where,  $G_{EA}$  is the transconductance of internal error amplifier.  $G_{EA}$ =370uA/V.  $R_{LED\_AC}$  is the dynamic resistor of LED load, which can be gotten from

$$\mathsf{R}_{\mathsf{LED}_{\mathsf{AC}}} = \frac{\Delta \mathsf{V}_{\mathsf{LED}}}{\Delta \mathsf{I}_{\mathsf{LED}}}$$

The zero of compensation network is

$$f_{z_{EA}} = \frac{1}{2\pi \times C_{z} \times R_{COMP}}$$

The pole of this compensation network is

$$f_{P_EA} = \frac{1}{2\pi \times C_P \times R_{COMP}}$$

The power stage of boost converter is

$$f_{P_PS} = \frac{1}{2\pi \times (\frac{V_O}{I_{LED}} / (R_{LED_AC} + R_{FB})) \times C_{OUT}}$$

Where,  $V_O$  is output voltage,  $I_{LED}$  is LED current,  $C_{OUT}$  is output capacitance. The right-half-plane (RHP) zero of boost converter stage is:

$$f_{RHP_Z} = \frac{(1-D)^2 \times \frac{V_o}{I_{LED}}}{2\pi \times L}$$

Choose the cross frequency fc below 1/3 of  $f_{RHP_Z}$  to get the  $R_{COMP}$  value as follow.

$$R_{\text{COMP}} = \frac{R_{\text{LED}_{\text{AC}}} + R_{\text{FB}}}{R_{\text{FB}}} \frac{fc \times C_{\text{OUT}} \times 2\pi}{G_{\text{EA}} \times (1 - D) \times G_{\text{CS}}}$$

Where,  $G_{CS}$  is conductance of CS circuit.

The zero of the compensation network is to compensate the power-stage pole.

$$C_{Z} = \frac{1}{2\pi \times f_{PS_{P}} \times R_{COMP}}$$

The pole of the compensation network is to compensate the RHP zero.

$$C_{P} = \frac{1}{2\pi \times f_{RHP} \_ z \times R_{COMP}}$$

#### **Gate Drive Design**

A 10-20  $\Omega$  gate resistor is recommended as following figure.





Figure 6: Gate Drive w/ Resistor

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




### **TYPICAL APPLICATION CIRCUIT**





### **PACKAGE INFORMATION**



SOIC-16

DETAIL "A"

- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AC.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.