



6V, 4A, Frequency Programmable Buck Converter AEC-Q100 Qualified

DESCRIPTION

The MPQ2167 is a frequency programmable (300kHz to 2.2MHz) synchronous step-down converter. It can achieve up to 4A continuous output current with peak current control for excellent transient response and efficiency performance. The MPQ2167 operates from a 2.7V to 6.0V input range and generates an output voltage as low as 0.606V. It is ideal for a wide range of applications, including automotive infotainment, clusters, telematics, and portable instruments.

The MPQ2167 integrates a $35m\Omega$ high-side switch and a $25m\Omega$ synchronous rectifier for high efficiency without an external Schottky diode. With internal compensation, the MPQ2167 requires a minimum number of readily available standard external components and is available in a QFN-11(2mm x 3mm) package.

The MPQ2167 can be configured for either advanced asynchronous mode (AAM) or forced continuous conduction mode (FCCM) operation at light load. AAM provides high efficiency by reducing switching losses at light load while FCCM has controllable frequency and a lower output ripple.

The MPQ2167 offers standard features, including soft-start, enable control, and a power good indicator. In addition, the MPQ2167 provides over-current protection with valley current detection, which is used to avoid current runaway. Also, it has short-circuit protection, reliable over-voltage protection, and auto recovery thermal protection.

FEATURES

- 2.7V to 6.0V Operating Input Range
- Adjustable Output from 0.606V
- Up to 4A Continuous Output current
- High Efficiency Synchronous Mode Control
- $35m\Omega$ and $25m\Omega$ Internal Power MOSFET
- Programmable Frequency up to 2.2MHz
- 42µA Quiescent Current
- Low Shutdown Mode Current
- 100% Duty Cycle Operation
- Internal Compensation Mode
- Selectable AAM or FCCM Operation Option
- External Soft Start
- Remote EN Control
- Power Good Indicator
- Cycle-by-Cycle Over-Current Protection
- Short-Circuit Protection
- V_{IN} Under-Voltage Lockout
- V_{OUT} Over-Voltage Protection
- Thermal Shutdown
- Available in QFN-11(2mm x 3mm) Package
- Available in AEC-Q100 Grade-1

APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Automotive Telematics
- Industrial Supplies
- Battery-Powered Devices


All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance


70

10



TYPICAL APPLICATION





100

© 2019 MPS. All Rights Reserved.

10000

1000

LOAD CURRENT (mA)



ORDERING INFORMATION

Part Number*	Package	Top Marking	
MPQ2167GD	OEN 11 (2mm×2mm)	See Below	
MPQ2167GD-AEC1	QFN-11 (2mm×3mm)	See Delow	

^{*} For Tape & Reel, add suffix –Z (e.g. MPQ2167GD–Z)

TOP MARKING (MPQ2167GD & MPQ2167GD-AEC1)

ATZ


YWW

LLL

ATZ: Product code of MPQ2167GD and MPQ2167GD-AEC1

Y: Year code WW: Week code LLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

PIN#	Name	Description
1	IN	Input supply. IN supplies all power to the converter. Place a decoupling capacitor to ground as close as possible to the IC to reduce switching spikes.
2	PGND	Power ground. Connect to larger copper areas to the negative terminals of the input and output capacitors.
3	FREQ	Switching frequency programmable input. Connect a resistor to GND to set the switching frequency.
4	AGND	Analog ground. Ground for internal logic and signal circuit.
5	FB	Feedback point. Negative input of the error amplifier. Connect to the tap of an external resistor divider between the output and GND to set the regulation voltage. In addition, power good and under-voltage lockout circuits use FB to monitor the output voltage.
6	SS	Soft-start. Place a capacitor from SS to GND to set the soft-start time externally. Floating this pin will activate the internal default 1ms soft-start setting.
7	SW	Switch output. Internally connect to the high-side and low-side power switches. Outside connect to the output inductor.
8	PG	Power good indicator. The PG output is an open drain that connects to V_{IN} by an internal pull-up resistor. PG is pulled up to V_{IN} when the FB voltage is within 15% of the regulation level. If the FB voltage is out of that regulation range, it will drop down.
9	SYNCO	Synchronization output. Output a 180° out of phase clock to the other devices.
10	MODE	Mode selection. Connect to logic high or input voltage V_{IN} for FCCM. Connect to logic low or ground for AAM. Do not leave MODE floating.
11	EN	Enable input. Drive EN high to turn on the device. Leaving EN floating or grounded will disable the device.

+6.5V
(7.0V for<10ns)
0.3V to +6.5V
$T_A = +25^{\circ}C)^{(2)}$
1.78W
150°C
260°C
65°C to +150°C
֡

Recommended Operating Conditions

Continuous Supply Voltage	V _{IN} 2.7V to 6.0V
Output Voltage V _{OUT}	0.606V to V _{IN}
Load Current Range	0A to 4A
Operating Junction Temp.(7	Γ _J)-40°C to +125°C ⁽³⁾

Thermal Resistance		$oldsymbol{ heta}$ JC
QFN-11(2mmx3mm)	70	15 °C/W ⁽⁴⁾
QFN-11(2mmx3mm)		

Notes:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the module will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Operating junction temperature above 125°C may be supported; contact MPS for details.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) Measured on standard EVB, 6.35cmx6.35cm, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = V_{EN} = 3.6V$, $T_J = -40$ °C to +125°C, unless otherwise noted, typical values are at $T_J = +25$ °C.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Input Supply and UVLO						
Supply current (quiescent)	lα	Mode=AAM, V_{EN} =2V, No load, R_{FREQ} =1M Ω T_J = +25°C		42	50	μA
Object description of		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ Mode=AAM, V_{EN} =0V,		0	120 1	
Shutdown current	Isd	$T_J = +25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			20	μA
V _{IN} under-voltage lockout threshold rising	INUV _{Vth-R}		2.3	2.5	2.7	V
V _{IN} under-voltage lockout threshold falling	INUV _{Vth-F}		2	2.15	2.3	V
V _{IN} UVLO threshold hysteresis	INUV _{HYS}			350		mV
Output and Regulation						
Regulated FB voltage	V_{FB}	T _J = +25°C	0.596	0.606	0.616	V
ncegulated FD voltage	VFB	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.591		0.621	V
FB input current	I _{FB}	V _{FB} = 0.63V		10	100	nA
Output discharge resistor	RDISCHARGE		50	100	150	Ω
Switches and Frequency						
High-side switch on-resistance	R _{DSON-P}	$V_{IN} = 5V$, $I_{OUT} = 200$ mA		35	70	mΩ
Low-side switch on-resistance	R _{DSON-N}	$V_{IN} = 5V$, $I_{OUT} = 200 \text{mA}$		25	70	mΩ
High-side SW leakage current	I _{HSW-LKG}	$V_{EN} = 0V$; $V_{IN} = 6V$ $V_{SW} = 6V$, $T_{J} = +25$ °C		0	1	μA
		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	
Low-side SW leakage current	ILSW-LKG	V _{EN} = 0V; V _{IN} = 6V V _{SW} = 0V, T _J = +25°C		0	1	μA
-		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			10	<u>l </u>
Switching fraguency	E	$R_{FREQ} = 526k\Omega$	380	450	520	kHz
Switching frequency	Fsw	$R_{FREQ} = 85k\Omega$	1800	2100	2400	
Maximum Duty Cycle	D _{MAX}			100		%
Minimum On Time ⁽⁶⁾	T _{ON-MIN}			50		ns
Minimum Off Time ⁽⁶⁾	T _{OFF-MIN}			95		ns
PG	•	T	1			
PG sink current capacity	V _{PG-SINK}	Sink 1mA			300	mV
PG logic high voltage	V _{PG-HIGH}	V _{IN} =5V	4.5			V
PG delay time	T _{PG-DELAY}	V _{OUT} Rising Edge V _{OUT} Falling Edge	40 5	100 20	180 30	µs µs
PG upper rising threshold	PG _{UP_R}	As Percentage of V _{FB}	108	115	122	μs %
PG upper hysteresis	PG _{UP_HYS}	As Percentage of V _{FB}	100	5	144	%
PG lower rising threshold	PG _{LOW_R}	As Percentage of V _{FB}	80	85	90	%
PG lower hysteresis	PGLOW HYS		- 55	5	- 50	%
EN	I: OLOW_HTS	1. C. C. C. C. C. L. C.	I			, ,,
EN input rising threshold	V _{EN-RISING}		1.2			V
EN input falling threshold	V _{EN-FALLING}				0.4	V
EN input current	I _{EN}	V _{EN} =2V		2	5	μA
·	IEN	V _{EN} =0V		0	0.5	μA
Mode and Soft Start	T	T	1			T
Mode pin rising threshold	V _{MODE-FCCM}	Into FCCM	1.2			V
Mode pin falling threshold	V _{MODE-AAM}	Into AAM			0.4	V
Mode input leakage current	I _{MODE}	Pulled up to 6V			1	μΑ



ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = V_{EN} = 3.6V$, $T_J = -40^{\circ}C$ to +125°C, unless otherwise noted, typical values are at $T_J = +25^{\circ}C$.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Soft-start charging current	Iss	V _{SS} =0V	2	4	6	μA
Default soft-start time	T _{SS-DEFAULT}			1		ms
Protections						
Peak current limit	I _{PEAK-LIMIT}	Sourcing, D=40%	4.8	6.7	8.6	Α
Valley current limit	IVALLEY-LIMIT			4.7		Α
OCP timer (6)	Tocp			100		μs
Zero cross threshold	Izco			100		mA
Output over-voltage limit	OV _{Limit}	As Percentage of V _{FB}		115		%
Thermal shutdown ⁽⁶⁾	T _{SD}	Temperature Rising		170		°C
Thermal shutdown hysteresis ⁽⁶⁾	T _{SD-SYS}			25		°C

Note:


⁶⁾ Not tested in production and guaranteed by design and characterization.





TYPICAL CHARACTERISTICS

 V_{IN} = 3.6V, T_J = +25°C, unless otherwise noted.


IQ vs. Temperature









R_{DSON-P} vs. Temperature




V_{FB} vs. Temperature



EN Threshold vs. Temperature




R_{DSON-N} vs. Temperature







TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 3.6V, T_J = +25°C, unless otherwise noted.







VIN UVLO Threshold vs. Temperature



PG Lower Rising/Falling Threshold vs. Temperature




Iss vs. Temperature








TYPICAL PERFORMANCE CHARACTERISTICS

































 V_{IN} = 5V, V_{OUT} = 1.8V, L = 1 μ H, C_{OUT} = 44 μ F, F_{SW} =2.2MHz, T_{A} = +25°C, unless otherwise noted.









BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MPQ2167 is a fully integrated, synchronous rectified, step-down, non-isolated switch-mode converter. It uses peak-current-mode control with internal compensation for faster transient response and cycle-by-cycle current limit.

A block diagram of the device is shown in Figure 1. It is available with a 2.7V to 6.0V input supply range and can achieve up to 4A continuous output current with excellent load and line regulation over an ambient temperature range of -40°C to +125°C. The output voltage can be regulated as low as 0.606V.

The MPQ2167 is optimized for low voltage portable applications where efficiency and small size are critical. It can operate up to 2.2MHz switching frequency, which enables the use of a smaller inductor while also providing excellent efficiency. It also allows for high power conversion efficiency under a light load condition with AAM.

FCCM

Pulling MODE high (>1.2V) forces the converter into FCCM. In FCCM, the MPQ2167 operates in a fixed frequency peak-current-control mode to regulate the output voltage, regardless of the output current. An internal clock initiates a FCCM cycle. At the rise edge of the clock, the high-side switch (HS-FET) turns on, and the inductor current rises linearly to provide energy to the load. The HS-FET remains on until its current hits the COMP voltage, which is the output of the internal error amplifier. The output voltage of the error amplifier depends on the difference of the output feedback voltage and the internal high precision reference; it will determine how much energy should be transferred to the load. The higher the load current, the higher the COMP voltage.

When the HS-FET is off, the low-side switch (LS-FET) will be turned on immediately and remains on until the next clock starts. During this time, the inductor current will flow through the LS-FET. In order to avoid shoot-through, a dead time is inserted to avoid the HS-FET and LS-FET turning on at the same time. For each turn on/off period in a switching cycle, the HS-FET will remain on/off with a minimum on/off time limit.

AAM

Pulling MODE low (<0.4V) forces the converter into light load advanced asynchronous mode (AAM). There is an internally fixed AAM threshold voltage (V_{AAM}). Under a light load condition, the value of V_{COMP} is low. If V_{COMP} becomes higher than V_{AAM} the MPQ2167 first discontinuous conduction operation with a fixed frequency, as long as the inductor current approaches zero. If the load decreases further, or there is no load that makes V_{COMP} lower than V_{AAM}, the internal clock will be blocked, making the MPQ2167 skip some pulses. During this time, V_{FB} is lower than V_{REF} , so V_{COMP} will ramp up until it exceeds V_{AAM}. Then the internal clock will be reset, and the crossover time is taken as a benchmark for the next clock. This control scheme helps achieve high efficiency by scaling down the frequency to reduce the switching and gate driver losses.

As the output current increases from a light load condition, V_{COMP} becomes larger, and the switching frequency increases.

If the output current exceeds the critical level, when V_{COMP} is higher than V_{AAM} , the MPQ2167 resumes fixed-frequency control (same as FCCM). See Figure 2.




Figure 2: AAM and FCCM

Enable

The MPQ2167 can be enabled or disabled via a remote EN signal that is referenced to ground. The remote EN control operates with positive logic that is compatible with popular logic devices. Positive logic implies that when the input voltage exceeds the under-voltage lockout (UVLO) threshold (typically 2.5V), the converter is enabled by pulling EN above 1.2V. Leaving the EN pin floating or grounded will disable the MPQ2167. There is an internal $1M\Omega$ resistor from EN to ground.



Oscillator

The oscillating frequency of the MPQ2167 can be programmed by an external frequency resistor. The frequency resistor should be located between FREQ and GND as close to the device as possible.

Select the R_{FREQ} value following the F_{SW} vs. R_{FREQ} curve in the Typical Performance Characteristics (TPC) section.

The MPQ2167 has a SYNCO pin, which can output a 180° phase shift clock. This signal can be used to synchronize other devices to keep the same operation frequency but opposite phase, which can reduce the total input current ripple.

Soft-Start and Output Discharge

The MPQ2167 has soft start (SS), which ramps up the output voltage in a controlled slew rate when EN goes high, avoiding overshoot at start-up.

When the soft-start period starts, an internal current source charges the external soft-start capacitor. When the SS voltage (V_{SS}) falls below the internal reference (V_{REF}), the V_{SS} overrides V_{REF} as the error amplifier reference. When V_{SS} exceeds V_{REF} , V_{REF} acts as the reference. After soft start finishes, the MPQ2167 enters steady state. It can be used for tracking and sequencing.

The SS time set by the external SS capacitor can be calculated with equation (1):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$
(1)

Where C_{SS} is the external SS capacitor, V_{REF} is the internal reference voltage (0.606V), and I_{SS} is the internal 4 μ A SS charge current.

When SS is floating, the SS time is 1ms following the internal setting.

When disabled or in an input shutdown, the MPQ2167 discharges the output voltage to GND through an internal 100Ω resistor that is in parallel to the LS-FET.

Pre-Bias Start-Up

At start-up, if $V_{\text{FB}} > V_{\text{SS}}$ (which means the output has pre-bias voltage), neither the high-side nor low-side MOSFET is turned on until V_{SS} is higher than V_{FB} .

100% Duty Cycle

The MPQ2167 can operate with 100% duty cycle, which can help extend the battery life. When the input voltage is too low to maintain the regulation of the output, the device will completely turn on the HS-FET to achieve maximum output voltage.

Power Good Indicator

The MPQ2167 has power good (PG) indication. PG is the open drain of the MOSFET. In the presence of an input voltage, the MOSFET turns on so that PG is pulled to GND before a soft start is ready. When the output voltage is within a \pm 15% window of the rated voltage set by FB, PG will be pulled up to V_{IN} by an internal resistor after a delay. If V_{FB} moves outside the \pm 15% range with a hysteresis, the device pulls PG low to indicate a failure output status.

Over-Current Protection (OCP)

The MPQ2167 has a 6.7A cycle-by-cycle peak current limit control. The inductor current is monitored during a HS-FET on state. Once the inductor current hits the current limit, the HS-FET will be turned off immediately. Then the LS-FET will be turned on to discharge the energy, and the inductor current will decrease. The HS-FET will not be on again until the inductor is lower than a certain current threshold, which is called valley current limit. It is very useful to prevent the inductor current from running away and possibly damaging the components.

When the valley current limit is triggered, the OCP timer will start immediately. The OCP timer is set at 100µs. Hitting the valley current limit during each cycle during this 100µs time frame will trigger SCP.

Short-Circuit Protection (SCP)

When a short circuit occurs, the MPQ2167 will immediately hit its current limit. Meanwhile, the output voltage drops until V_{FB} is below $50\% \times V_{REF}$ (0.606V). Then the device will consider this an output dead short and will trigger SCP immediately. In SCP, the inductor current is monitored during the HS-FET on state. Once the inductor current hits the current limit, the HS-FET will be turned off immediately. Then the LS-FET will be turned on to discharge the energy and the inductor current will decrease. The HS-FET will



not be on again until the inductor is lower than a certain current threshold, which is called valley current limit. The device will repeat this operation until the short circuit disappears, and the output returns to the regulation level. This protection mode is very useful to prevent the inductor current from running away and possibly damaging the components.

Over-Voltage Protection (OVP)

The MPQ2167 monitors the output voltage through FB to detect output over-voltage conditions. A V_{FB} that exceeds 115% \times V_{REF} (0.606V) triggers OVP, and the LS-FET turns on to discharge V_{OUT} until the inductor current drops to zero while the HS-FET remains off. Then the LS-FET will be shut off, and the output will be discharged through the internal 100Ω resistor in parallel to the LS-FET. The control will not begin to switch until the output is within regulation.

Under Voltage Lock Out Protection (UVLO)

The MPQ2167 has input under voltage lock out protection (UVLO) to ensure reliable output power. Assuming EN is active, the MPQ2167 is powered on when the input voltage is higher than the UVLO rising threshold. It is powered off when the input voltage drops below the UVLO falling threshold. This function prevents the device from operating at an insufficient voltage. It is a non-latch protection.

Thermal Shutdown

The MPQ2167 has thermal protection by monitoring the IC temperature internally. This function prevents the chip from operating at an exceedingly high temperature. If the junction temperature exceeds the threshold value (typically 170°C), it shuts down the whole chip. This is a non-latch protection. There is a 25°C hysteresis. Once the junction temperature drops to about 145°C, the device resumes operation by initiating a soft start.

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their appropriate thresholds, the chip starts up. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET OFF for about 50µs to blank the start-up glitches. When the soft-start block is enabled, it first holds its SS output low to ensure the rest of the circuitries are ready, and then it slowly ramps up.

Three events can shut down the chip: EN low, V_{IN} UVLO, and thermal shutdown. In the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider connected to FB sets the output voltage (see Figure 3). The feedback resistor R1 must account for both stability and dynamic response, so it cannot be too large or too small. R1 is estimated to be $100k\Omega$. R2 is then given using equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.606} - 1}$$
 (2)

The T-type feedback network is highly recommended (see Figure 3).




Figure 3: Feedback Network

R6+R4 is used to set the loop bandwidth. Basically, a higher R6+R4 brings lower bandwidth. To ensure loop stability, it is strongly recommended to limit the bandwidth at around 0.1fsw.

Table 1 lists the recommended feedback divider resistor values for common output voltages. Check the loop analysis before using in application. Change the resistance of R_{T} for loop stability if necessary.

Table 1: Resistor Values for Typical Vout

Vout (V)	R6 (kΩ)	R4 (kΩ)	R5 (kΩ)
1.2	100	100(1%)	100(1%)
1.5	100	100(1%)	66.5(1%)
1.8	100	100(1%)	49.9(1%)
2.5	100	100(1%)	31.6(1%)
3.3	100	100(1%)	22.1(1%)

Selecting the Inductor

The inductor is required to supply constant current to the output load while being driven by the switching input voltage. For a default 2.2MHz application, a $0.47\mu H$ to $1.5\mu H$ inductor is recommended. For highest efficiency, chose an

inductor with a DC resistance less than $15m\Omega$. When setting the frequency, the inductance may need to be increased with the frequency decreasing. A large inductance will result in less ripple current and a lower output ripple voltage. However, this also results in a larger inductor, which will be physically larger and have a higher series resistance and/or lower saturation current. A good rule for determining the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum load current. Ensure that the peak inductor current is below the device peak current limit. The inductance value can be calculated with equation (3):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (3)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated with equation (4):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (4)

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR values and small temperature coefficients. Other types, including Y5V and Z5U must not be used as these lose too much capacitance with frequency, temperature, and bias voltage. Be sure to place the input capacitors as close to IN as possible. For most applications, a 22µF capacitor is sufficient. For higher output voltage, use 47µF to improve system stability. To get a small solution size, it is better to choose a proper package size capacitor with a rating voltage compliant to the input spec.



Since the input capacitor absorbs the input switching current, it requires an adequate ripple current rating, which should be greater than the converter's maximum input ripple current. The input ripple current can be estimated with equation (5):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (5)

The worst case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$

For simplification, choose an input capacitor whose RMS current rating is greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, use a small high-quality ceramic capacitor $(0.1\mu F)$ placed as close to the IC as possible. The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system design, choose an input capacitor that meets the specification.

The input voltage ripple caused by capacitance can be estimated with equation (6):

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \qquad (6)$$

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$

Selecting the Output Capacitor

The output capacitor maintains the output DC voltage. Ceramic capacitors with low ESR are recommended for keeping the output voltage ripple low and their smaller size. Electrolytic and polymer capacitors may also be used. The output voltage ripple can be estimated with equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \cdot (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}})$$
 (7)

R_{ESR} is the equivalent series resistance of the output capacitor.

For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
 (9)

Another consideration of the output capacitance is the allowable overshoot in V_{OUT} if the load is suddenly removed. In this case, energy stored in the inductor will be transferred to C_{OUT} causing its voltage to rise. In order to achieve a desired overshoot relative to the regulated voltage, the output capacitance can be estimated with equation (10):

$$C_{OUT} = \frac{I_{OUT}^{2} \times L}{V_{OUT}^{2} \times ((V_{OUTMAX} / V_{OUT})^{2} - 1)}$$
(10)

Where $V_{\text{OUTMAX}}/V_{\text{OUT}}$ is the allowable maximum overshoot. After calculating the capacitance required for both the ripple and overshoot, choose the larger of the calculated values.

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ2167 can be optimized for a wide range of capacitance and ESR values.


Layout Recommendation

Efficient PCB layout is critical for stable operation. Refer to Figure 4 and follow the guidelines below for optimal design layout:


- Place high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces.
- 2. Place input capacitors as close to IN as possible to minimize high frequency noise.
- Place the feedback resistor divider as close as possible to FB. And keep the FB trace away from switching node.




- 4. Connect the bottom IN and SW pads to a large copper area to achieve better thermal performance.
- 5. Use large copper areas for power planes (IN, SW, OUT, and GND) to minimize conduction loss and thermal stress.
- 6. A four-layer layout is strongly recommended to achieve better thermal performance. Use multiple vias to connect the power planes to the internal layers.




Top and Top Silk Layer



Inner Layer 1



Inner Layer 2



Bottom and Bottom Silk Layer Figure 4: Recommended PCB Layout (7)

Note

7) The recommended PCB layout is based on Figure 5.



TYPICAL APPLICATION




Figure 5: Vout=1.8V, lout=4A Application Circuit






Figure 6: Vout=1.2V, lout=4A Application Circuit



PACKAGE INFORMATION


QFN-11 (2mmx3mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) LAND PATTERNS OF PIN1,2 AND 7 HAVE THE SAME SHAPE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.