



Integrated Device Technology, Inc.

## OCTAL 2:1 MULTIPLEXER BUS SWITCH

IDT74FST3390  
IDT74FST32390  
PRELIMINARY

### FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Low switch on-resistance:  
FST3xxx –  $5\Omega$   
FST32xxx –  $28\Omega$
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- Available in 28-pin QSOP, SOIC and TSSOP

### DESCRIPTION:

The FST3390/32390 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external


driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no V<sub>cc</sub> applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST32390 integrates terminating resistors in the device, thus eliminating the need for external  $25\Omega$  series resistors.

The FST3390 and FST32390 are 8-bit TTL-compatible 2:1 bus multiplexers.  $\overline{\text{AEN}} = 0$  connects port A to port C and  $\overline{\text{BEN}} = 0$  connects port B to port C. This device can be used to connect ports A & B to a common bus on port C or to broadcast data on port C to both ports A and B.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION

A <sub>0</sub>	1	28	V <sub>cc</sub>
B <sub>0</sub>	2	27	A <sub>7</sub>
C <sub>0</sub>	3	26	B <sub>7</sub>
A <sub>1</sub>	4	25	C <sub>7</sub>
B <sub>1</sub>	5	24	A <sub>6</sub>
C <sub>1</sub>	6	23	B <sub>6</sub>
A <sub>2</sub>	7	SO28-2	C <sub>6</sub>
B <sub>2</sub>	8	SO28-8	A <sub>5</sub>
		SO28-9	
C <sub>2</sub>	9	20	B <sub>5</sub>
A <sub>3</sub>	10	19	C <sub>5</sub>
B <sub>3</sub>	11	18	A <sub>4</sub>
C <sub>3</sub>	12	17	B <sub>4</sub>
AEN	13	16	C <sub>4</sub>
GND	14	15	BEN

SOIC/  
QSOP/TSSOP  
TOP VIEW

3260 drw 02

### PIN DESCRIPTION

Pin Names	I/O	Description
A <sub>0-7</sub>	I/O	Bus A
B <sub>0-7</sub>	I/O	Bus B
C <sub>0-7</sub>	I/O	Bus C
AEN, BEN	I	Bus Switch Enable (Active LOW)

3260 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### COMMERCIAL TEMPERATURE RANGES

AUGUST 1996

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	Maximum Continuous Channel Current	128	mA

NOTES:

3260 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- Vcc, Control and Switch terminals.

## FUNCTION TABLE

AEN	BEN	A	B	Description
H	H	Off	Off	Disconnect
L	H	On	Off	A to C
H	L	Off	On	B to C
L	L	On	On	A, B to C

3260 tbl 03

## CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Typ.	Unit
CIN	Control Input Capacitance		4	pF
Ci/o	Switch Input/Output Capacitance	Switch Off		pF

3260 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ±5%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2.0	—	—	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs		—	—	0.8	V
IIH	Input HIGH Current	VCC = Max.	VI = VCC	—	—	±1	µA
IIL	Input LOW Voltage		VI = GND	—	—	±1	
IOZH	High Impedance Output Current	(3-State Output pins)	VO = VCC	—	—	±1	µA
IOZL	(3-State Output pins)		VO = GND	—	—	±1	
Ios	Short Circuit Current	VCC = Max., VO = GND <sup>(3)</sup>		—	300	—	mA
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA		—	-0.7	-1.2	V
RON	Switch On Resistance <sup>(4)</sup>	VCC = Min. VIN = 0.0V	3xxx	—	5	7	Ω
		ION = 30mA	32xxx	17	28	40	
		VCC = Min. VIN = 2.4V	3xxx	—	10	15	Ω
		ION = 15mA	32xxx	20	35	48	
IOFF	Input/Output Power Off Leakage	VCC = 0V, VI or VO ≤ 4.5V		—	—	±1	µA
Icc	Quiescent Power Supply Current	VCC = Max., VI = GND or VCC		—	0.1	3	µA

NOTES:

3260 Ink 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Measured by voltage drop between ports at indicated current through the switch.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open Enable Pin Toggling 50% Duty Cycle		—	30	40	$\mu\text{A}/$ MHz/ Switch
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open Enable Pin Toggling (8 Switches Toggling) $f_i = 10\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.4	3.2	mA
			$V_{IN} = 3.4$ $V_{IN} = \text{GND}$	—	2.7	4.0	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

3260 tbl 06

$$I_{CC} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$$

$$I_{CC} = I_{QUIESCENT}$$

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_i$  = Input Frequency

$N$  = Number of Switches toggling at  $f_i$

All currents are in millamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $TA = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0V \pm 5\%$

Symbol	Description	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Typ.	3390	32390	Unit
					Max.		
$t_{PLH}$	Data Propagation Delay A, B to/from C <sup>(3,4)</sup>	$CL = 50\text{pF}$ $RL = 500\Omega$	—	—	0.25	1.25	ns
$t_{PHL}$	AEN/BEN to A, B, C		1.5	—	6.5	7.5	ns
$t_{PZH}$	Switch Turn on Delay		1.5	—	5.5	5.5	ns
$t_{PZL}$	AEN, BEN to A, B, C <sup>(3)</sup>		—	1.5	—	—	pC
$ Q_{CI} $	Charge Injection <sup>(5,6)</sup>						


NOTES:

- See test circuit and waveforms.
- Minimum limits guaranteed but not tested.
- This parameter is guaranteed by design but not tested.
- The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- Measured at switch turn off, load = 50 pF in parallel with 10 MΩ scope probe,  $V_{IN} = 0.0$  volts.
- Characterized parameter. Not 100% tested.

3260 tbl 07

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

DEFINITIONS: 3260 Ink 08


$C_L$  = Load capacitance: includes jig and probe capacitance.

$R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$


## ORDERING INFORMATION



3260 drw 08

## PACKAGE DIAGRAM OUTLINES

### QUARTER SIZE OUTLINE PACKAGE



#### NOTES:

1. ALL DIMENSIONS ARE IN INCHES.
2. D & E REF DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES INCLUDE MOLD MISMATCH AND MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" PER SIDE.
3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .003" AT SEATING PLANE.






### 16-28 LEAD QSOP (.150" BODY WIDTH)

DWG #	SO16-7		SO20-8		SO24-8		SO28-8	
No. OF LD	16		20		24		28	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.061	.068	.061	.068	.061	.068	.061	.068
A1	.004	.0098	.004	.0098	.004	.0098	.004	.0098
A2	.055	.061	.055	.061	.055	.061	.055	.061
B	.0078	.0122	.0078	.0122	.0078	.0122	.0078	.0122
C	.0075	.0098	.0075	.0098	.0075	.0098	.0075	.0098
D	.189	.196	.337	.344	.337	.344	.386	.393
e	.025 BSC		.025 BSC		.025 BSC		.025 BSC	
E	.150	.157	.150	.157	.150	.157	.150	.157
H	.230	.244	.230	.244	.230	.244	.230	.244
h	.010	.016	.010	.016	.010	.016	.010	.016
L	.016	.035	.016	.035	.016	.035	.016	.035
S	.002	.007	.050	.055	.025	.030	.025	.030
$\alpha$	0°	8°	0°	8°	0°	8°	0°	8°

PACKAGE DIAGRAM OUTLINES

SOIC

REVISIONS				
DOC	REV	DESCRIPTION	DATE	APPROVED
27643	06	REDRAW TO JEDEC FORMAT	03/15/95	



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL ANGULAR XX± ±		PHONE: (408) 727-8116 FAX: (408) 492-8674 TELC: 910-338-2070	
XXX±		dt	
XXXX±			
APPROVALS	DATE	TITLE	
DRWNR	03/15/95	PS PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SOIC	
		.050" PITCH	
		SIZE	DRAWING NO.
		C	PSC-4007
			REV
			06
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES  
SOIC (Continued)

REVISIONS		
DCN	REV	DESCRIPTION
27643	06	REDRAW TO JEDEC FORMAT

DATE APPROVED  
03/15/95

DWG #			SO16-1			DWG #			SO18-1			DWG #			SO20-2			DWG #			SO24-2			DWG #			SO28-2		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION				
	AA	AB	AC		AD	AE	AF		AI	AJ	AK		AL	AN	AO		AP	AQ	AR		AS	AT	AU		AV	AW			
C	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		
A	.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		
A1	.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		
D	.403	.408	.413	4.5	.447	.454	.462	4.5	.497	.504	.511	4.5	.600	.607	.614	4.5	.700	.706	.712	4.5	.292	.296	.299	4.6	.292	.296	.299	4.6	
E	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	
H	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	
N	16				18				20				24				28												


NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSION H TO BE DETERMINED AT SEATING PLANE [-C-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-013, VARIATION AA, AB, AC, AD & AE

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Sandier Way, Santa Clara, CA 95054	
XX±	±	PHONE: (408) 727-8115	
XXX±		FAX: (408) 492-8474 TWX: 910-338-2070	
APPROVALS		DATE	TITLE
DRAWN	44	03/15/95	PS PACKAGE OUTLINE
CHECKED			.300" BODY WIDTH SOIC
			.050" PITCH
SIZE	DRAWING No.		
C	PSC-4007	REV	06
DO NOT SCALE DRAWING			

4825771 0021977 67T

108



REVISIONS									
DCN	REV	DESCRIPTION			DATE		APPROVED		
28794	00	INITIAL RELEASE			04/01/96		T. Vu		
29022	01	DELETE 48 & 56 LD			06/20/96				

S	Y	M	JEDEC VARIATION	N	JEDEC VARIATION	N	JEDEC VARIATION	N	JEDEC VARIATION
B			AC	D	AD	E	AE	F	AF
L			MIN	NOM	MAX	E	MIN	NOM	MAX
A	-	-	1.20	-	-	.120	-	-	1.20
A1	.06	-	.15	.05	-	.15	.05	-	.15
A2	.80	1.00	1.05	.80	1.00	1.05	.80	1.00	1.05
D	6.40	6.50	6.60	4.5	7.70	7.80	4.5	9.60	9.70
E	6.40	BSC	3	6.40	BSC	3	6.40	BSC	3
E1	4.30	4.40	4.50	4.6	4.30	4.40	4.50	4.6	4.6
e	.65	BSC			.65	BSC		.65	BSC
b	.19	-	.30	.19	-	.30	.19	-	.30
b1	.19	.22	.25	.19	.22	.25	.19	.22	.25
ooo	-	-	.10	-	-	.10	-	-	.10
bbb	-	-	.10	-	-	.10	-	-	.10
N	20				24				28

LAND PATTERN DIMENSIONS

+

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M- 1982
- △ DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- △ DIMENSION E TO BE DETERMINED AT SEATING PLANE [-C-]
- △ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- △ DIMENSION E1 DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- △ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- △ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- △ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AC, AD & AE

TOLERANCES UNLESS SPECIFIED		ANGULAR		MIN		MAX		MIN		MAX	
XX±XXXX		±		P		7.20		7.40		7.20	
APPROVALS		DATE		P1		4.20		4.40		4.20	
DRAWN BY		01/15/96		P2		5.85		BSC		4.40	
CHECKED				X		.30		.50		.30	
				e		.65		BSC		.65	
				N		20		24		28	

■ 4825771 0028165 T31 ■

 Integrated Device Technology, Inc. 2075 Steiner Way, Santa Clara, CA 95051 PHONE: (408) 727-6116 FAX: 916-338-2070		<b>PSC-4056</b> PG PACKAGE OUTLINE 4.4 mm BODY WIDTH TSSOP 65 mm LEAD PITCH		REV 01 SIZE C DRAWING NO. PSC-4056 DO NOT SCALE DRAWING		SHEET 2 OF 2	
APPROVALS	DATE	APPROVED	DATE	APPROVED	DATE	APPROVED	DATE
APPROVALS	APPROVED	APPROVED	APPROVED	APPROVED	APPROVED	APPROVED	APPROVED

126-A