
EVK-JODY-W3

Evaluation kit for JODY-W3 host-based modules

User guide



Abstract

This document describes how to set up and use the EVK-JODY-W3 evaluation kit to evaluate JODY-W3 series multiradio modules with Wi-Fi and Bluetooth.



UBX-20030840 - R05 C1 – Public

www.u-blox.com




Document information

Title	EVK-JODY-W3	
Subtitle	Evaluation kit for JODY-W3 host-based modules	
Document type	User guide	
Document number	UBX-20030840	
Revision and date	R05	26-May-2023
Disclosure restriction	C1 – Public	

This document applies to the following products:

Product name	Type number	Hardware version	PCN reference
EVK-JODY-W374	EVK-JODY-W374-00A-00	Module board rev. B	N/A
EVK-JODY-W377	EVK-JODY-W377-00A-00	Carrier board rev. D	N/A

u-blox or third parties may hold intellectual property rights in the products, names, logos and designs included in this document. Copying, reproduction, or modification of this document or any part thereof is only permitted with the express written permission of u-blox. Disclosure to third parties is permitted for clearly public documents only. The information contained herein is provided "as is" and u-blox assumes no liability for its use. No warranty, either express or implied, is given, including but not limited to, with respect to the accuracy, correctness, reliability and fitness for a particular purpose of the information. This document may be revised by u-blox at any time without notice. For the most recent documents, visit www.u-blox.com. Copyright © u-blox AG.





Contents

Document information	2
Contents	3
1 Kit description	4
1.1 Overview	4
1.2 Kit includes	6
1.3 Software	7
1.4 System requirements	7
1.5 Operating conditions	8
2 Getting started	9
3 Board description	11
3.1 Block diagram	11
3.2 Jumpers and connectors	12
3.2.1 Jumper and switch configuration options	
3.2.2 Jumper conventions	
3.3 Power supply configuration	14
3.3.1 Selecting the EVB power supply	
3.3.2 Selecting the module input voltage	
3.4 Bootstrapping	18
3.5 PCIe interface	
3.6 SDIO interface	
3.7 Bluetooth host interface	
3.8 Bluetooth audio interface	
3.9 Antenna interfaces	
3.9.1 EVK-JODY-W374 antenna connections	
3.9.2 EVK-JODY-W377 antenna connections	
3.10 Other interfaces	
3.11 LEDs	
3.12 Reset buttons	
3.13 Schematics	
Appendix	
A Glossary	26
Related documents	27
Revision history	27
Contact	27



1 Kit description

JODY-W3 series modules provide complete short-range transceiver solutions based on the NXP chipset 88Q9098.

Intended for the most advanced in-car infotainment and connectivity systems, JODY-W3 series modules deliver the highest data rates in Wi-Fi using advanced Wi-Fi 6 802.11ax technology. The modules operate in concurrent dual-bands, Wi-Fi 2.4 and 5 GHz, dual-MAC, and 2x2 MIMO, and support Bluetooth 5.3 features like extended advertising, long range, and 2 Mbit/s (PHY) data rates.

The modules require a host processor running Linux or Android and connect to the host processor through either PCIe or SDIO for Wi-Fi, high-speed UART for Bluetooth, and PCM/I2S for Bluetooth audio.

EVK-JODY-W3 allows an external host processor to access several practical features for testing and evaluating the Wi-Fi and Bluetooth connectivity supported in JODY-W3 series modules, including:

- External connectors to all host interfaces (PCIe, SDIO and UART)
- USB interface for easy access the Bluetooth UART interface through a USB-to-UART bridge
- Digital and analog audio interfaces for Bluetooth
- Two internal dual-band 2.4/5 GHz antennas for Wi-Fi and Bluetooth.
- Three SMA connectors for external antennas.
- GPIO pins and other module interfaces are accessible through pin headers
- Multiple power supply options

For more information about JODY-W3 modules, see the JODY-W3 series data sheet [1] and system integration manual [2].

1.1 Overview

Table 1 lists the available evaluation kit versions:

Evaluation kit	Ordering code	Description	Suitable for evaluation of	
EVK-JODY-W374	EVK-JODY-W374-00A	Evaluation kit for JODY-W374 Two antennas for simultaneous dual-band Wi-Fi (1x1 2.4 GHz and 2x2 5 GHz) and Bluetooth 5.3	JODY-W374-00A/-00B, JODY-W354-00A	
EVK-JODY-W377	EVK-JODY-W377-00A	Evaluation kit for JODY-W377 Three antennas for simultaneous dual-band Wi-Fi (2x2 2.4 GHz and 2x2 5 GHz) and a dedicated antenna for Bluetooth 5.3	JODY-W377-00A/-00B	

Table 1: Available EVK-JODY-W3 evaluation kits






Figure 1 shows the main components of the EVK-JODY-W3 evaluation board.

Figure 1: EVK-JODY-W3 outline showing main interfaces and connectors

The evaluation board design includes a module board and a carrier board:

- The module board includes the JODY-W3 module and U.FL antenna connectors that connect directly to the antenna pins on the module.
- The larger carrier board hosts the module board and includes all the necessary connectors for connecting the JODY-W3 series module to the host system.



1.2 Kit includes

Table 2 shows the various components included in the EVK-JODY-W3.

Part	Description	Outline
Evaluation board (EVB)	Evaluation board for the JODY-W3 series modules. The board includes SMA antenna connectors that connect to external antennas for Wi-Fi and Bluetooth. It also supports two internal dual-band Wi-Fi/Bluetooth antennas.	
M.2 PCle to ZIF adapter	M.2 PCIe to ZIF adapter for Wi-Fi host communication. One flat ZIF cable is included for both PCIe adapters.	
Mini-PCle to ZIF adapter	Mini-PCle to ZIF adapter for Wi-Fi host communication. One flat ZIF cable is included for both PCle adapters.	
Micro SDIO to ZIF adapter and flat ZIF cable	Micro SDIO to ZIF adapter and flat cable for Wi-Fi and/or Bluetooth host communication. The adapter is compatible with host sockets designed for micro-SD memory cards.	
Type-C USB cable	Type-C USB cable for Bluetooth host communication through the USB-to-UART bridge	

External2 x Dual band Wi-Fi/Bluetooth antenna,antennasLinx Technologies ANT-DB1-RAF-SMA



Table 2: EVK-JODY-W3 component list



1.3 Software

JODY-W3 series modules are based on the NXP 88Q9098/88W9098/AW690 chipsets. The drivers and firmware required to operate JODY-W3 series modules are developed by NXP and are already integrated into the Linux BSP for the NXP i.MX application processors [5].

The documentation for the software releases from NXP contains Wi-Fi and Bluetooth release notes and a list of supported software features. The driver source code is provided free of charge as open source under NXP license terms. Being open source allows the drivers to be integrated or ported to other non-NXP based host platforms. Yocto recipes for the driver and firmware, that can be used to develop custom Linux-based systems, are part of the NXP i.MX Linux BSP.

The latest version of the driver source code and Wi-Fi/Bluetooth firmware are available from the following open-source repositories:

- Wi-Fi driver: https://github.com/nxp-imx/mwifiex
 - Firmware: https://github.com/NXP/imx-firmware
 - PCle firmware: /nxp/FwImage_9098_PCIE
 - SDIO firmware: /nxp/FwImage_9098_SD
 - i.MX meta-layer: https://github.com/nxp-imx/meta-imx
 - o ./meta-bsp/recipes-connectivity/nxp-wlan-sdk
 - o ./meta-bsp/recipes-kernel/kernel-modules/kernel-module-nxp89xx.bb
 - o ./meta-bsp/recipes-kernel/linux-firmware/linux-firmware_%.bbappend
- Use the repository branches matching to the latest Linux BSP release version. At the time of publication, this is release 6.1.1_1.0.0.

The Wi-Fi driver uses the TCP/IP stack from the Linux kernel for data transmission and the cfg80211 subsystem in the kernel for configuration and control. The hci_uart driver from the Linux kernel and BlueZ host stack are used for the Bluetooth part. For further information about initialization and configuration of the Wi-Fi and Bluetooth features, see also the JODY-W3 system integration manual [2] and the NXP User Manual UM11490 [6].

Contact your local u-blox support team for information about additional software options for the JODY-W3 series modules.

1.4 System requirements

The evaluation kit has the following system requirements:

- Host (PC or embedded system) with
 - $_{\odot}$ $\,$ Mini-PCIe or M.2 Key E slot for access to Wi-Fi through the PCIe 2.0 host interface
 - Micro SDIO slot for access to Wi-Fi through the SDIO 3.0 host interface
 - USB 2.0 interface for access to the Bluetooth UART interface through USB-to-UART bridge
- Supported operating systems
 - Linux (3.x 6.x)
 - o Android



1.5 Operating conditions

Table 3 describes the recommended operating conditions for the EVK-JODY-W3. For more information about power supply requirements, see also the JODY-W3 series data sheet [1].

Symbol	Parameter	Min.	Тур.	Max.	Units	
3V3/VDD_PCIE /VDD_SDIO	E Module 3.3 V power supply voltage from external source (J101), PCIe, or SDIO		3.14	3.3	3.46	V
	Module I/O	1.8 V	1.71	1.8	1.89	V
VIO supply volta (J102)	supply voltage (J102)	3.3 V	3.14	3.3	3.46	V
1V8	Module analog power supply voltage 1.8 V (J103)		1.71	1.8	1.89	V
VDD_SYS	EVB external power supply (J11/J100)		4.5		25.4	V
VDD_USB3	EVB power supply from USB		4.5	5	5.5	V
T _A	Ambient operating temperature		-40	-	+85*	°C
Ripple Noise	Peak-to-peak voltage ripple on all supply lines.		-	-	30	mV

Table 3: EVK-JODY-W3 operating conditions

The signal voltage for the SDIO interface of the JODY-W3 series module is powered from the **1V8** supply. A level shifter is required to operate the module in Default Speed and High-Speed modes at 3.3 V signal voltage [3]. Contact your local u-blox support team for further information.



2 Getting started

This chapter describes the basic settings and procedures to get started with EVK-JODY-W3.

An overview of the EVB and its main connectors is shown in Figure 1. For more detailed description of the available connectors and configuration options, see Board description.

Follow the procedure below to evaluate JODY-W3 series module using EVK-JODY-W3:

- 1. Connect the coaxial cables to the U.FL connectors on the module board and internal antennas on the carrier board; or to SMA connectors for use with external antennas or conducted test setup. The default antenna configuration is described below:
 - EVK-JODY-W374 uses both of its two internal dual-band antennas for Wi-Fi and Bluetooth communication.
 - EVK-JODY-W377 uses one of its two internal antennas for Bluetooth, and Wi-Fi communication is configured for use through SMA connectors SMA1 and SMA2. Connect the two supplied external antennas to the selected SMA connectors on the EVB.

For more information about the antenna configuration, see also Antenna interfaces.

- 2. Set DIP switch SW503 to select the host interfaces for Wi-Fi and Bluetooth from the possible combinations PCIE-UART or SDIO-UART as described in Bootstrapping.
- 3. Configure the power supply source as described in Power supply configuration and shown in Table 5. The most common configuration uses the Wi-Fi host interface as the supply source, which can be either PCIe or SDIO.
- 4. Connect the host interfaces to the host system. The EVB and supplied PCIe and SDIO adapters use zero insertion force (ZIF) connectors with flat cables for connecting the adapters. To connect the cable, gently flip up the small locking flap of the connector, align and insert the flat cable with the blue marking pointing upwards, and then close the locking flap.
 - For PCle connection to the host, use either the M.2 or the mini-PCle adapter depending on the available connector on the host platform. First, plug the adapter into the PCle connector on the host system. Then connect it with the flat cable to the connector (J203) on the EVB, as shown in Figure 2. The PCle interface can be used for Wi-Fi communication with the JODY-W3 series module.




Figure 2: PCIe and USB connectors



 For SDIO connection, connect the supplied micro SDIO adapter card with the flat cable to the SDIO connector (J204) on the EVB, as shown in Figure 3. Insert the adapter card into an SDIO connector of the host system. The SDIO interface can be used for Wi-F communication with the JODY-W3 series module.




Figure 3: SDIO and USB connectors

- A high speed UART interface can be used for Bluetooth communication with the JODY-W3 series module. A USB-to-UART bridge is included on the evaluation board. To use the Bluetooth interface through USB, connect the supplied USB cable to the USB type-C connector on the EVB and connect it to a USB interface on the host system. Make sure that jumper J400 is bridged (default setting) to enable Bluetooth communication over USB. For information about accessing the UART interface for Bluetooth directly, see also Bluetooth host interface.
- 5. Power on the host system. The LEDs on the EVB indicate the status of the different voltage rails and should turn green to indicate proper power supply. At this point, the module should be detected by the host system.
- 6. Install the necessary driver software for the JODY-W3 module, as described in the JODY-W3 system integration manual [2].



3 Board description

This chapter describes the logical components, connectors, jumpers, and switches used to configure the EVK-JODY-W3.

3.1 Block diagram

Figure 4 shows the block diagram of the EVB and the logical connections between the JODY-W3 module and the various peripherals around it.




Figure 4: EVK-JODY-W3 block diagram



3.2 Jumpers and connectors

Figure 5 shows an outline of the evaluation board and the placement of the connectors, jumpers, and switches. The EVB makes all interfaces of the JODY-W3 module accessible through connectors or pin headers. See also Jumper and switch configuration options




Figure 5: EVK-JODY-W3 jumpers and connectors



3.2.1 Jumper and switch configuration options

Table 4 provides a summary of the connectors and jumpers used to configure EVK-JODY-W3.

Designator	Connector	Description	
J104-J106	Power supply selection (power mux)	Jumper settings for external power supply selection. See also External power supply selection.	
J1-J7	Input voltage selection	Jumper settings for selecting the input voltages for the module. See also Input voltage selection.	
SW503	Bootstrapping	Switch for host interface selection. See also Bootstrapping.	
J203	PCIe connector	ZIF connector for PCIe host interface on EVB. See also PCIe interface.	
J204	SDIO connector	ZIF connector for SDIO host interface on EVB. See also SDIO interface.	
J205	Type-C USB	USB connector for Bluetooth host interface (through USB-to-UART bridge). See also Bluetooth host interface.	
J400	USB-UART Enable	Jumper to enable/disable the Bluetooth host interface through USB-to-UART bridge	
J305	Bluetooth UART	UART connector for Bluetooth host interface. See also Bluetooth host interface.	
J401, J402	Audio codec enable	Jumpers to enable the audio codec on the EVB. See also Bluetooth audio interface.	
J206	Audio jack	Audio jack for the audio codec. See also Bluetooth audio interface.	
J301	Bluetooth audio	Connector for the PCM/I2S audio interface. See also Bluetooth audio interface.	
J300, J302, J303	Control lines	Connector for host and device wake for Bluetooth and Wi-Fi. See also Other interfaces.	
J406, J408, J410	SMA connectors	SMA coaxial RF connectors for external antennas. See also Antenna interfaces.	
ANT400, ANT401	Internal antennas	Internal dual-band chip antennas. See also Antenna interfaces.	
SW500, SW501	Reset buttons	Reset buttons for module and power supply. See also Reset buttons.	
S1	Power enable switch	External EVB power supply switch	
J11, J100	Power jack	Power jack and connector for common external EVB supply	
J101-J103	External supply	Connectors for individual external supplies	
J411	LEDs	Jumper to enable power supply LEDs. See also LEDs.	

Table 4: JODY-W3 evaluation board connectors

3.2.2 Jumper conventions

Figure 6 shows the graphical conventions used for the jumper settings described in this document. Pin 0 is shown in grey color. All jumpers are shown with red lines terminated with round edges.




Figure 6: Jumper convention



3.3 Power supply configuration

JODY-W3 series modules must be supplied with $1.8 \vee (1 \vee 8)$, $3.3 \vee (3 \vee 3)$, and a $\vee 10$ voltage that can be either 1.8 \vee or 3.3 \vee . The power supply for the EVB can be provided over the different host interfaces or from external sources.

The following power supply options are available on the EVB:

- PCIe, SDIO, USB interfaces: The EVB is powered through the host interface. All internal voltages are generated by DC-DC converters on the EVB.
- Common external power supply: The EVB can be connected to an external (5 V to 24 V) power supply through a 2.1 x 6.3 mm DC power jack (J11). DC-DC converters are used for generating all the required internal voltages.
- Separate external supplies: All the individual, **3V3**, **1V8**, and **VIO** voltage rails are supplied from external power sources through the connectors J101-J103.

Figure 7 shows the external connectors and jumpers used for configuring the different power supply options.




Figure 7: Overview of EVB power supply configuration



To operate the JODY-W3 EVB, the external power supply source (power mux) and input voltage levels to the module must be configured using jumpers on the EVB. The power supply tree, including the jumpers on the EVB, is shown in Figure 8. See also Jumpers and connectors.

- J104–J106 configure the EVB power supply source (SDIO, PCIe, USB or external) to the **VIN_3V3** domain, which generates the internal power rails for the module.
- J1-J7 configure the input voltages for the JODY-W3 series module, which can be selected between the internally generated voltages and the external supplies from J103-J103.

DC-DC converters are used to step-down the external and USB supplies to the power mux and generate the required input voltages for the module.




Figure 8: JODY-W3 EVB power supply tree

3.3.1 Selecting the EVB power supply

Use jumpers J104–J106 to select the EVB power supply (power mux) for the EVB. Figure 9 shows the arrangement of external power supply sources for each jumper position.

	VEXT	
PCIE	VIN_3V3	SDIO
	USB	

Figure 9: External power supply selection, J104-J106

VIN_3V3 is the input to the DC-DC converter on the EVB that generates the required voltage rails (3V3_DCDC, 1V8_DCDC, 3V3_VIO, and 1V8_VIO) for the module, as shown in Figure 8. A single jumper is connected between VIN_3V3 and the chosen voltage supply to the EVB.



Table 5 shows the (J104–J106) jumper positions for selecting the power supply source for the EVB.

Power supply source	Jumper configuration
3.3 V from PCIe interface Use the M.2 or mini-PCIe adapter with the flat cable to connect to the host system.	
3.3 V from SDIO interface Use the micro SDIO adapter with the flat cable to connect to the host system.	
5 V from USB interface	
Use the Type-C USB cable to connect to the host system. Note: The USB host port must be able to deliver a current of up to 1000 mA for Wi-Fi operation. The current provided by a standard USB 2.0 interface is sufficient for Bluetooth- only operation.	
5 V – 24 V external power supply	P
External supply must be connected to the power jack J11 or J100. The external supply voltage is converted to 3.3 V using a DC-DC on the EVB. J11: 2.1 x 6.3 mm DC power jack J100: Phoenix Contact 1721986	
All input voltages supplied from separate external sources	
External supplies must be connected to the power jacks located on the bottom side of the EVB for 3V3 (J101), 1V8 (J103) and VIO (J102). J101-J103: Phoenix contact 1721986.	

Table 5: Jumper settings for selecting the EVB power supply (J104 – J106)

3.3.2 Selecting the module input voltage

Use jumpers J1-J7 to select the external power source to the module, as shown in Figure 8. The input voltage to the module can be sourced from either the on-board DC-DC generated voltages or the direct input voltages from the separate external supplies J101-J103.

	3V3_DCDC	
3V3_EXT	3V3	3V3_VIO
	VIO_EXT	VIO
1V8_EXT	1V8	1V8_VIO
	1V8_DCDC	

Figure 10: Input voltage selection (J1-J7)



The input voltage options for selecting the module supply are described in Table 6.

Designator	Module supply	Source
3V3	3V3	Can be connected to 3V3_DCDC or 3V3_EXT
VIO	VIO	Can be connected to 3V3_VIO, 1V8_VIO, or VIO_EXT
1V8	1V8	Can be connected to 1V8_DCDC or 1V8_EXT

Table 6: Input voltage options

Table 7 describes the different options for selecting the module input voltages using jumpers J1-J7.




Table 7: Jumper settings (J1-J7) for selecting module input voltage




3.4 Bootstrapping

JODY-W3 supports the following host interface combinations:

- **PCIE-UART** mode: Commands and data for the Wi-Fi traffic are transferred through the PCIe bus to the module. The Bluetooth traffic uses the high-speed UART interface.
- **SDIO-UART** mode: Commands and data for the Wi-Fi traffic is transferred through the SDIO bus to the module. The Bluetooth traffic uses the high-speed UART interface.

DIP switch SW503 is used on the EVB to define the boot mode and the physical interfaces used for Wi-Fi and Bluetooth communication. Set each switch ON to pull the configuration signal low (GND, logic level "0"), and OFF to pull it high (logic level "1").



OFF=1 ON=0

Figure 11: Boot and host interface configuration

Table 8 describes the DIP switch positions for configuring the boot mode and host interface options.

Boot mode	CON_2	CON_1	CON_0	Description
PCIE-UART	ON	OFF	OFF	Wi-Fi through PCle (J203), Bluetooth through USB-to-UART (J205) or UART (J305)
SDIO-UART	ON	ON	ON	Wi-Fi through SDIO (J204), Bluetooth through USB-to-UART (J205) or UART (J305)

Table 8: Boot mode selection options

The UART interface for Bluetooth can be accessed either directly through J305, or through the USB type-C connector J205 and USB-to-UART bridge. For further information about the Bluetooth UART interface, see also Bluetooth host interface.



3.5 PCle interface

The EVB can be connected through a PCIe connector for Wi-Fi communication with the host system. Adapters for host-side M.2 Key E and mini-PCIe connectors are supplied in the kit.

The PCIe host interface connector (J203) is shown in Figure 12.





Figure 12: PCIe interface connector

VDD_PCIE can be used for supplying the EVB from the PCIe interface.





3.6 SDIO interface

The EVB can be connected through a micro SDIO connector for Wi-Fi communication with the host system.

The SDIO host interface connector (J204) is shown in Figure 13.




Figure 13: SDIO interface connector

All signals except **VDD_SDIO** are directly connected to the JODY-W3 module through 22 Ω series resistors connected on the module board.

VDD_SDIO can be used for supplying the EVB from the SDIO interface. The SDIO signals are powered by the **1V8** voltage domain.

Pull-up resistors for the SDIO lines are not installed on the EVB because they are typically included in the host CPU. The EVB carrier board has the provision to install pull-up resistors if needed by the design.



3.7 Bluetooth host interface

The Bluetooth UART host interface of the JODY-W3 series module can be accessed either directly through the UART pins on J305, or through the USB type-C connector through a USB-to-UART bridge (default).

A USB-to-UART bridge (FTDI FT231X) is included on the evaluation board to connect to the high speed UART interface of the JODY-W3 series module. **VDD_USB3** from the USB connector is converted by a DC-DC to 3.3 V and can be used for supplying **3V3** from the USB interface. Place the jumper on J400 to use Bluetooth through the USB type-C connector.



Figure 14: Jumper setting to use Bluetooth over USB

The 4-pin UART interface of the JODY-W3 series modules can be directly accessed through the Bluetooth UART connector J305. To use the UART interface directly, remove the jumper on J400 and connect the UART host interface to the respective module side pins and signal ground on J305 as shown in Figure 15 and Table 9. The UART signals are powered by the **VIO** voltage domain.





Figure 15: Bluetooth over UART interface

Name	I/O	Description	Remarks
UART_TXD	0	UART TX signal	Connect to Host RX
UART_RXD	I	UART RX signal	Connect to Host TX
UART_RTS	0	UART RTS signal	Connect to Host CTS
UART_CTS	ļ	UART CTS signal	Connect to Host RTS

Table 9: UART signal description

3.8 Bluetooth audio interface

A MAX9860 16-bit audio codec for Bluetooth voice applications is provided on the JODY-W3 EVB and connected to the PCM/I2S interface of the module. A 3.5 mm audio jack (J206) to connect a headset is available on the bottom side of the EVB. The codec is operated with a master clock (MCLK) of 19.2 MHz. The MAX9860 audio codec is completely controlled through software using an I2C interface. The codec responds to the I2C slave address 0x20 for all write commands and 0x21 for all read operations.





Place jumpers J401 and J402 to enable the audio codec, as shown in Figure 16.




Figure 16: Jumpers to enable the audio codec

The I2C interface of the audio codec is provided on connector J303 of the EVB as shown in Table 10 and Figure 20. The PCM/I2S interface of the JODY-W3 module is directly connected to the serial audio interface of the MAX9860 audio codec. The PCM pins are shared with the I2S interface and are additionally provided on connector J301 as shown in Table 10 and Figure 19.

Name	I/O	Connector / pin no.	Description
I2C_SDA	I/O	J303/11	I2C Serial-Data Input/Output
I2C_SCL	I	J303/13	I2C Serial-Data clock
PCM_CLK	I/O	J301/16	PCM clock Alternate function: I2S clock
PCM_SYNC	I/O	J301/15	PCM frame sync Alternate function: I2S word select
PCM_IN	I	J301/18	PCM data in Alternate function: I2S data in
PCM_OUT	0	J301/17	PCM data out Alternate function: I2S data out

Table 10: Audio interfaces

3.9 Antenna interfaces

The evaluation board includes two dual-band 2.4/5 GHz chip antennas (Pulse Electronics W3006) for Wi-Fi and Bluetooth communication. Three standard 50 Ω female SMA connectors are included to connect external antennas or measurement instruments. The antenna interfaces are selected by connecting U.FL connectors on the EVB module board with designated U.FL connectors on the EVB carrier board with coaxial RF cables.

The module board has three U.FL connectors which connect to the antenna pins of the JODY-W3 series module. To use any of the chip antennas or SMA connectors on the EVB carrier board, connect the coaxial RF cables between the U.FL connector on the module board and U.FL connectors on the carrier board. See also EVK-JODY-W374 antenna connections and EVK-JODY-W377 antenna connections.

Figure 11 describes the available radio interfaces of the modules and the default antenna interfaces that are selected in the EVK-JODY-W3.

Product name	Module antenna pin	Function	Default antenna interface selected
EVK-JODY-W374	ANT0	5GHz Wi-Fi and Bluetooth	Dual-band chip antenna ANT400
	ANT1	2.4/5 GHz Wi-Fi	Dual-band chip antenna ANT401
	ANT2	-	-
EVK-JODY-W377	ANT0	2.4/5 GHz Wi-Fi	SMA connector 2
	ANT1	2.4/5 GHz Wi-Fi	SMA connector 1
	ANT2	Bluetooth	Dual-band chip antenna ANT400

Table 11: Antenna interface configuration



Connect the external antennas supplied with EVK-JODY-W377 to the selected SMA connectors. For further information about the included external antennas, see also Kit includes.

3.9.1 EVK-JODY-W374 antenna connections

On EVK-JODY-W374 the U.FL connectors on the module board (ANT0 and ANT1) are connected through coaxial cables to the two internal antennas on the carrier board (ANT400 and ANT401).




Figure 17: Default antenna configuration for EVK-JODY-W374

3.9.2 EVK-JODY-W377 antenna connections

On EVK-JODY-W377 one U.FL connector (ANT2) on the module board is connected through a single coaxial cable to the internal antenna (ANT400) on the carrier board. ANT0 and ANT1 on the module board are connected to two SMA connectors (SMA1 and SMA2) on the carrier board for use with external antennas.




Figure 18: Default antenna configuration for EVK-JODY-W377



3.10 Other interfaces

Connectors J301 and J303 provide several other interfaces from the JODY-W3 series module, such as host wake-up signals, GPIOs, and audio interfaces. Additional GPIOs and RF control signals are provided on connectors J300 and J302. See <u>Schematics</u> for more information.

Figure 19 shows the signals connected through J301.




Figure 19: Connector J301

Figure 19 shows the signals connected through J303.




Figure 20: Connector J303

3.11 LEDs

Table 12 describes the function and designation of the available LEDs on the EVK-JODY-W3 evaluation board.

Function	Description	Designator	Color
3V3	Main power supply status indication	D402	Green
VIO	VIO Supply (1.8 V or 3.3 V)	D403	Green
1V8	1.8V power supply	D404	Green
3V3_DCDC	On-board 3.3 V supply voltage	D405	Green
WLAN	Wi-Fi activity signal from module GPIO	D406 (DNP)	Yellow
вт	Bluetooth activity signal from module GPIO D407 (DNP) Blue		Blue

Table 12: LED descriptions



Jumper J411 can be removed to turn the LEDs off for module power measurements.



Figure 21: LED enable jumper

3.12 Reset buttons

Two buttons, SW500 and SW501, can be used to reset the JODY-W3 module and the whole EVB, respectively.

Button SW500 asserts the **PD#** pin of the JODY-W3 module to enter power down mode, while keeping the supply rails enabled. When exiting the power-down mode, the module is automatically reset and the firmware must be downloaded again.

Button SW501 causes all the module supply rails from the on-board Power Management Unit (PMU) to shut down. Internal power-on reset of the module is triggered when the button is released, which restores power to the module.

3.13 Schematics

Complete schematics for the JODY-W3 evaluation board (carrier and module board) are available on request. For further information, contact your local u-blox support team.



Appendix

A Glossary

Abbreviation	Definition		
EVB	Evaluation board		
EVK	Evaluation kit		
HCI	Host controller interface		
I/O	Input / output		
125	Inter-Integrated circuit sound		
LED	Light-Emitting Diode		
LDO	Low-dropout regulator		
LPO	Low-power oscillator		
LTE	Long-Term Evolution		
MAC	Medium access control		
MIMO	Multiple input multiple output		
MMC	Multimedia card		
PC	Personal computer		
PCI	Peripheral component interconnect		
PCIe	Peripheral component interconnect express		
PCM	Pulse-code modulation		
SD	Secure digital		
SDIO	Secure digital input output		
UART	Universal asynchronous receiver/transmitter		
USB	Universal serial bus		
Wi-Fi	Wireless local area network		
ZIF	Zero Insertion Force		

Table 13: Explanation of the abbreviations and terms used



Related documents

- [1] JODY-W3 series data sheet, UBX-19010615
- [2] JODY-W3 system integration manual, UBX-19011209
- [3] JODY-W2 level shifter integration application note, UBX-19034257
- [4] EVK-JODY-W3 schematics
- [5] Embedded Linux for i.MX Applications Processors, https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linuxfor-i-mx-applications-processors:IMXLINUX
- [6] NXP UM11490, Feature Configuration Guide for NXP-based Wireless Modules on i.MX 8M Quad EVK, https://www.nxp.com/docs/en/user-guide/UM11490.pdf
- For product change notifications and regular updates of u-blox documentation, register on our website, www.u-blox.com.

Revision history

Revision	Date	Name	Comments
R01	9-Jul-2020	mzes	Initial release.
R02	2-Nov-2020	mzes	Minor editorial updates. Released for public distribution.
R03	9-Nov-2021	mzes	Updated for new carrier board revision D.
R04	17-Nov-2021	mzes	Revised the max voltage for VDD_USB in Operating conditions.
R05	26-May-2023	mzes	Updated Bluetooth version to 5.3. Removed SDIO interface for Bluetooth. Updated driver/firmware repositories in Software.

Contact

u-blox AG

Address: Zürcherstrasse 68 8800 Thalwil Switzerland

For further support and contact information, visit us at www.u-blox.com/support.