# **MOTOROLA** SEMICONDUCTOR **TECHNICAL DATA**

# **NPN Silicon Power Transistors Horizontal Deflection**

... specifically designed for use in large screen color deflection circuits.

- Glass Passivated (Patented Photoglass)
- Triple Diffused Mesa Technology for Long Term Stability
- Collector-Emitter Voltage -- VCE = 1500 Vdc
- Collector-Emitter Sustaining Voltage —
- VCEO(sus) = 700 Vdc

   Switching Times with Inductive Loads,
- t<sub>f</sub> = 0.5 μs (Typ) @ I<sub>C</sub> = 4.5 A

  Optimum Drive Condition Curves

  Glass Base-Collector Junction

- TO-218 Package for Low Cost Mounting
- Available with Internal Flyback Diode, "D" Suffix



"D" SUFFIX

**BU508 BU508D BU508A BU508AD** 

**POWER TRANSISTORS 8 AMPERES 1500 VOLTS** 



## **MAXIMUM RATINGS**

Rating	Symbol	All Parts	Unit
Collector-Emitter Voltage	V <sub>CEO(sus)</sub>	700	Vdc
Collector-Emmiter Voltage	V <sub>CES</sub>	1500	Vdc
Emitter Base Voltage	VEB	5	Vdc
Collector Current — Continuous Peak <sup>(1)</sup>	IC ICM	8 15	Adc
Base Current — Continuous Peak(1)	IB IBM	4 6	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	125 1	Watts W/°C
Operating and Storage Temperature Range	TJ, Tsta	-65 to +150	~℃

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	RAJC	1	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 seconds	TL	275	°C


<sup>(1)</sup> Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

1

# ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25° unless otherwise noted)

	Characteristic		Symbol	Min	Тур	Max	Unit
FF CHARACTE	RISTICS <sup>(1)</sup>				t	<u></u>	<del></del>
Collector-Emiti	er sustaining voltage Adc, I <sub>B</sub> = 0)		VCEO(sus)	700	_	_	Vdc
	ff Current ) Vdc, V <sub>BE</sub> = 0, T <sub>C</sub> = 25°C ) Vdc, V <sub>BE</sub> = 0, T <sub>C</sub> = 125°C		<sup>I</sup> CES	=	=	0.1 2	mAde
Emitter Base L (VEB = 6 V,		BU508, A BU508D, AD	EBO		_	10 <sub>.</sub> 300	mAdc
ON CHARACTER	ISTICS <sup>(1)</sup>						
DC Current Ga	in c, V <sub>CE</sub> = Vdc)		hFE	2,25	-		
	ter Saturation Voltage c, lg = 2 Adc)	BU508, D BU508A, AD	V <sub>CE(sat)</sub>	_	_	3 1	Vdc
	aturation Voltage c, lg = 2 Adc)		V <sub>BE(sat)</sub>	_	-	1.3	Vdc
Second Breakdown Collector Current with Base Forward Biased		I <sub>S/b</sub>		See Figure 11			
OYNAMIC CHAR	ACTERISTICS						
	- Bandwidth Product c, VCE = 5 Vdc, f <sub>test</sub> = 1 I	MHz)	fΤ	_	7	_	MHz
Output Capacit (V <sub>CB</sub> = 10 V	tance /dc, lg = 0, f = 0.1 MHz)		C <sub>ob</sub>	-	125	_	pF
SWITCHING CHA	RACTERISTICS						
Fall Time	(I <sub>C</sub> = 4.5 Adc, I <sub>B</sub> = 1.8 Adc, LB = 10 μH, see Figure 1)		t <sub>s</sub>		8 0.5		μ\$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



lC A	L mH	C μF
3.5	0.87	0.013
4.5	0.67	0.017

- Ferrox cube pot core #4229P-L00-3C8
- Adjust gap for primary inductance Lp = 70 mH (approximately 5 mil spacer)
   Primary 230T #28 AWG (5 layers)
- Secondary 15T #22 AWG (1 layer)
- Secondary leakage inductance should be less than 3 μH
- Use 3 mil mylar tape between each winding layer

Figure 1. Switching Times Test Circuit

3

#### **BASE DRIVE: The Key to Performance**

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough IB1 to satisfy the lowest gain output device hpE at the end of scan ICM. Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right LB is usually done empirically, since the equivalent circuit is complex, and since there are several important variables ( $I_{\rm CM}$ ,  $I_{\rm B1}$ , and  $I_{\rm FE}$  at  $I_{\rm CM}$ ). One method is to plot fall time as a function of LB, at the desired conditions, for

several devices within the hFE specification. A more informative method is to plot power dissipation versus IB1 for a range of values of LB. This kind of analysis shows the parameter which really matters is dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low IB1) is caused by saturation losses. The positive slope portion at higher IB1, and low values of LB is due to switching losses as described above. For very low LB a very narrow optimum is obtained. This occurs when IB1 hFE = ICM, and therefore would be acceptable only for the "typical" device with constant ICM. As LB is increased, the curves become broader and flatter above the IB1 hFE = ICM point as the turn-off "tails" are brought under control. Eventually, if LB is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailling. Plotting this type of curve family for devices of different hFE, essentially moves the curves to the left or right according to the relation IB1 hFE = constant. It then becomes obvious that, for a specified ICM, an LB can be chosen which will give low dissipation over a range of hFE and/or IB1. The only remaining decision is to pick IB1 high enough to accommodate the lowest hFE part specified. Neither LB nor IB1 are absolutely critical, and should be selected for the specific required condition. Similar curves relating to this discussion can be found on Motorola's data sheet for the BU207.

#### **TEST CIRCUIT WAVEFORMS**




Figure 2.




Figure 3.

## **TEST CIRCUIT OPTIMIZATION**

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental impor-

tance. Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apperatus is required.




Figure 4. Typical dc Current Gain




Figure 5. Typical Collector Saturation Voltage




Figure 6. Typical Base Emitter Saturation Voltage




Figure 7. Typical Collector Saturation Region




Figure 8. Typical Damper Diode Forward Voltage\*




Figure 9. Power-Temperature Derating Curve

STYLE 1
PIN 1 BASE 3. EMITTER
2 COLLECTOR 4 COLLECTOR





Figure 10. Thermal Response



CASE 340-02 TO-218AC

Figure 11. Maximum Forward Biased Safe Operating Area

Note (2) Operation in this area limited to Pulse Width < 20  $\mu$ s, Duty Cycle < 0.25, RBE < 100 ohms