

15-Ampere N-P-N Power Transistors


High-Voltage N-P-N Types for Off-Line Power Supplies
and Other High-Voltage Switching Applications

Features:

- 100° C maximum limits specified for:
 - Switching times
 - Saturation voltages
 - Leakage currents
- Very fast turn-off, $t_f < 100$ nsec (typ.)
@ 15A - inductive load

The D64VS series of silicon n-p-n power transistors are designed for use in power switching applications requiring high-voltage capability, fast switching speeds, and low-saturation voltages. These devices are optimized to provide a unique combination of ultra-low switching losses and high safe-operating-area (SOA). They are ideally suited for off-line switching power supplies, inverter/converter circuits, and pulse width modulated regulators.

TERMINAL DESIGNATIONS



JEDEC TO -204AA

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$) (unless otherwise specified)

RATING	SYMBOL	D64VS3	D64VS4	D64VS5	UNITS
Collector-Emitter Voltage	V_{CEO}	300	350	400	Volts
Collector-Emitter Voltage	V_{CEX}	300	350	400	Volts
Collector-Emitter Voltage	V_{CEV}	450	500	550	Volts
Emitter Base Voltage	V_{EBO}	7	7	7	Volts
Collector Current — Continuous	I_C	15	15	15	A
Peak ⁽¹⁾	I_{CM}	30	30	30	
Base Current — Continuous	I_B	5	5	5	A
Peak ⁽¹⁾	I_{BM}	10	10	10	
Emitter Current — Continuous	I_E	20	20	20	A
Peak ⁽¹⁾	I_{EM}	35	35	35	
Total Power Dissipation @ $T_c = 25^\circ\text{C}$	P_D	195	195	195	Watts
@ $T_c = 100^\circ\text{C}$		111	111	111	
Derate above 25°C		1.11	1.11	1.11	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-65 to +200	-65 to +200	-65 to +200	°C

THERMAL CHARACTERISTICS

Parameter	Symbol	D64VS3	D64VS4	D64VS5	Units
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.9	0.9	0.9	°C/W
Maximum Lead Temperature for Soldering Purpose: 1/8" from Case for 5 Seconds	T_L	235	235	235	°C

(1) Pulse condition, $t_p \leq 5$ msec.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$) (unless otherwise specified)

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT	
OFF CHARACTERISTICS⁽¹⁾					
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 100\text{mA}$)	D64VS3 D64VS4 D64VS5	$V_{CEO(sus)}$	300 350 400	— — —	Volts
Collector-Emitter Voltage ($I_C = 15\text{A}$, $I_{B1} = 2.5\text{A}$, $I_{B2} = -3.0\text{A}$) ($V_{BE(OFF)} = -6\text{V}$, $L = 200\ \mu\text{h}$)	D64VS3 D64VS4 D64VS5	V_{CEX}	300 350 400	— — —	Volts
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(OFF)} = -1.5\text{V}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(OFF)} = -1.5\text{V}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	— —	0.1 1.0	mA
Emitter Cutoff Current ($V_{EB} = 7\text{V}$)		I_{EBO}	—	1.0	mA

T-33-15



SECOND BREAKDOWN

Second Breakdown with Base Forward Biased	FBSOA	SEE FIGURE 13
Clamped Inductive SOA with Base Reversed Bias	RBSOA	SEE FIGURE 14

ON CHARACTERISTICS⁽¹⁾

DC Current Gain ($I_C = 10\text{A}$, $V_{CE} = 2\text{V}$) ($I_C = 15\text{A}$, $V_{CE} = 2\text{V}$)	h_{FE}	10 8	— —	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{A}$, $I_B = 1.67\text{A}$) ($I_C = 15\text{A}$, $I_B = 2.5\text{A}$) ($I_C = 15\text{A}$, $I_B = 2.5\text{A}$, $T_C = 100^\circ\text{C}$)	$V_{CE(SAT)}$	— — —	0.7 1.0 1.5	Volts
Base-Emitter Saturation Voltage ($I_C = 15\text{A}$, $I_B = 2.5\text{A}$) ($I_C = 15\text{A}$, $I_B = 2.5\text{A}$, $T_C = 100^\circ\text{C}$)	$V_{BE(SAT)}$	— —	1.5 1.5	Volts

DYNAMIC CHARACTERISTICS

Current Gain — Bandwidth Product ($I_C = 1.0\text{A}$, $V_{CE} = 10\text{V}$, $f_{test} = 1.0\text{ MHz}$)	f_T	15	50	MHz
Output Capacitance ($V_{CB} = 10\text{V}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{OB}	150	360	pF

SWITCHING CHARACTERISTICS

		MAXIMUM			
Resistive Load (See Figure 17 for Test Circuit)		T_C	25°C	100°C	
Delay Time	$V_{CC} = 250\text{V}$, $I_C = 15\text{A}$	t_d	0.1	0.2	μs
Rise Time	$I_{B1} = 2.5$, $I_{B2} = -3.0\text{A}$, $t_p = 50\ \mu\text{sec}$	t_r	0.5	0.7	μsec
Storage Time		t_s	2.5	3.0	μsec
Fall Time		t_f	0.4	0.7	μsec
Inductive Load, Clamped (See Figure 17 for Test Circuit)		TYPICAL			
Storage Time	$I_C = 15\text{A}$, $V_{CLAMP} = 250\text{V}$	t_s	3.0	3.5	μs
Fall Time	$I_{B1} = 2.5\text{A}$, $I_{B2} = -3.0\text{A}$, $V_{BE(OFF)} = -6\text{V}$ $L = 200\ \mu\text{h}$, $t_p = 25\ \mu\text{sec}$	t_f	0.3	0.6	μsec
Storage Time		t_s	1.8	2.5	μsec
Fall Time		t_f	0.085	0.13	μsec

(1) Pulse Duration = 300 μs , Duty Factor $\leq 2\%$. Do not measure on a curve tracer.

D64VS3,4,5

T-33-15

TYPICAL DC CHARACTERISTICS




FIGURE 1. DC CURRENT GAIN




FIGURE 2. COLLECTOR SATURATION REGION




FIGURE 3. $V_{CE(sat)}$ vs I_C , $T_C = 25^\circ C$




FIGURE 4. $V_{CE(sat)}$ vs I_C , $T_C = 100^\circ C$




FIGURE 5. $V_{BE(sat)}$ vs I_C




FIGURE 6. CAPACITANCE

HARRIS SEMICONDUCTOR SECTOR 27E D 430227J 0020378 D HAS

T-33-15

D64VS3,4,5

HARRIS SEMICOND SECTOR

27E D

4302271 0020379 2 HAS




FIGURE 7. TURN-ON TIME RESISTIVE LOAD




FIGURE 8. TURN-OFF TIME RESISTIVE LOAD




FIGURE 9. INDUCTIVE TURN-OFF WAVEFORMS




FIGURE 10. CLAMPED INDUCTIVE TURN-OFF TIME




FIGURE 11. STORAGE TIME VARIATION WITH I_{B2}




FIGURE 12. FALL TIME VARIATION WITH I_{B2}



D64VS3,4,5

T-33-15

HARRIS SEMICOND SECTOR

27E D

4302271 0020380 9 HAS




FIGURE 13. FORWARD BIAS SAFE OPERATING AREA




FIGURE 14. CLAMPED REVERSE BIAS SAFE OPERATING AREA




FIGURE 15. TRANSIENT THERMAL RESPONSE




FIGURE 16. POWER DERATING




FIGURE 17. TEST CIRCUIT FOR SWITCHING TIMES AND RBSOA