T-46-35

# 67C4033

First-In First-Out (FIFO) 64x5 Memory 10/15 MHz (Cascadable) CMOS Advanced Micro **Devices** 

#### **DISTINCTIVE CHARACTERISTICS**

- Zero standby power
- · High-speed 15-MHz shift-in/shift-out rates
- · Very low active power consumption
- TTL-compatible inputs and outputs
- · Readily expandable in word width and depth
- . Half-Full and Almost-Full/Empty status flags
- · RAM-based architecture for short fall-through delay
- Full CMOS 8-transistor cell for maximum noise immunity
- Asynchronous operation
- Output enable


#### **GENERAL DESCRIPTION**

The 67C4033 device is a high-performance CMOS RAM-based First-In First-Out (FIFO) buffer product organized as 64 words by 5 bits wide. This device uses Monolithic Memories' latest CMOS process technology and meets the demands for highspeed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using Read and Write pointers for addressing each memory location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disk controllers, graphics, and communication network systems. The 550 uwatt standby power specification of this device makes it ideal for ultra-low-power and battery-powered systems.


#### ORDERING INFORMATION

Part Number	Package	Temp	Description
67C4033-10	CD 020, PD 020, PL 020	Com	10 MHz in/out
67C4033-15	CD 020, PD 020, PL 020	Com	15 MHz in/out

#### **CONNECTION DIAGRAMS**



#### **BLOCK DIAGRAM**



Publications 10684 Rev. A Amendment/0 Issue Date: January 1989

#### **ABSOLUTE MAXIMUM RATINGS**

T-46-35

Supply voltage V <sub>CC</sub> -0.5 V to 7 V Input voltage -1.5 V to 7 V	
Off-state output voltage0.5 V to V <sub>CC</sub> +0.5 V	
Storage temperature	1
Power dissipation	
Latch-up trigger current, all outputs	

### **OPERATING RANGES** Over Temperature Range

SYMBOL	PARAMETER	FIGURE	67C4 MIN	033-10 MAX	67C4 MIN	033-15 MAX	UNIT
v <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	٧
TA	Operating free-air temperature		. 0	70	0	70	°C
f <sub>IN</sub>	Shift In rate	1		10		15	MHz
<sup>t</sup> SIH	Shift in HIGH time	1,B	14		14		ns
t <sub>SIL</sub>	Shift in LOW time	1	25		25		ns
t <sub>IDS</sub>	Input data setup to SI (Shift In)	1	0		0		ns
tIDH	Input data hold time from SI (Shift In)	1	40		40		ns
<sup>t</sup> RIDS	Input data setup to IR (Input Ready)	3 .	0		0		ns
<sup>t</sup> RIDH	Input data hold time from IR (Input Ready)	3	30		30		ns
four	Shift Out rate	4		. 10		15	MHz
t <sub>SOH</sub>	Shift Out HIGH time	4,B	24		21		ns
t <sub>SOL</sub>	Shift Out LOW time	4	25		25		ns
tMRW*	Master Reset pulse	8	35		35		ns
t <sub>MRS</sub>	Master Reset to SI	8	65	.,	65		ns

<sup>\*</sup> See AC test and high-speed application note.

# DC CHARACTERISTICS Over Operating Conditions

SYMBOL	PARAMETER	TES	T CONDITION	67C40 MIN	)33-10 MAX	67C40 MIN	033-15 MAX	UNIT	
V <sub>IL</sub> *	Low-level input voltage				0.8		8.0	٧	
V <sub>IH</sub> *	High-level input voltage			2		2		· V	
liN	Input current	V <sub>CC</sub> = MAX	GND <vin <vcc<="" td=""><td>-1</td><td>1</td><td>-1</td><td>1</td><td>μΑ</td></vin>	-1	1	-1	1	μΑ	
loz	Off-state output current	VCC = MAX	GND <vout <vcc<="" td=""><td>-5</td><td>5</td><td>-5</td><td>5</td><td>μΑ</td></vout>	-5	5	-5	5	μΑ	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 20 μA		0.1		0.1	٧	
			IOL = 8 mA		0.4		0,4		
	High-level output voltage	VCC = MIN	I <sub>OH</sub> = ~20 μA	VCC-0	),1	Vcc-0	0.1	V	
Vон			ACC = MIIA	ACC = MIIIA	itage   VCC = MIIA	I <sub>OH</sub> ≃ ~4 mA	2.4		2.4
los**	Output short-circuit current	VCC = MAX	VO = 0 V	-90	-20	-90	-20	mA	
lcc	Standby supply current	VCC = MAX IOUT = 0	VIH = VCC VIL = GND		100	•	100	μА	
	Operating supply current		V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX f <sub>IN</sub> = f <sub>OUT</sub> = MAX		35		45	mA	

<sup>\*</sup> These are absolute voltages with respect to GND (Pin 10) and include all overshoots due to system and/or tester noise.

<sup>\*\*</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SWITCHI	T-46-35					
SYMBOL	PARAMETER FIGURE 67C4033-10 MIN MAX		67C4033-15 MIN MAX	UNIT		
tIRL*	Shift In 1 to Input Ready LOW		60	55	ns	
tIRH*	Shift In I to Input Ready HIGH	1	50	50	ns	
tORL*	Shift Out 1 to Output Ready LOW		55	45	ns	
tORH*	Shift Out I to Output Ready HIGH	4	50	41	ns	
<sup>t</sup> ODH	Output Data Hold (previous word)	7	5	5	ns	
tops	Output Data Shift (next word)		35	30	ns	
tpr	Data throughput	3,6	100	90	ns	
t <sub>MRORL</sub>	Master Reset I to Output Ready LOW		100	100	ns	
t <sub>MRIRH</sub>	Master Reset I to Input Ready HIGH	8	100	100	ns	
<sup>t</sup> MRO	Master Reset ↓ to Ouputs LOW		35	35	ns	
t <sub>MRHFL</sub>	Master Reset I to Half-Full Flag LOW	9	100	100	ns	
t <sub>MRAEH</sub>	Master Reset ↓ to Almost Empty Flag HIGH		100	100	ns	
<sup>t</sup> IPH	Input ready pulse HIGH	3,B	19	16	ns	
<sup>t</sup> OPH	Output ready pulse HIGH	6,B	14	14	ns	
t <sub>ORD</sub>	Output ready t to Data Valid	4	-3	-3	ns	
<sup>t</sup> AEH	Shift Out 1 to AF/E HIGH	10	110	110	ns	
t <sub>AEL</sub>	Shift In 1 to AF/E LOW		110	110	ns	
t <sub>AFL</sub>	Shift Out 1 to AF/E LOW	11	110	110	ns	
<sup>t</sup> AFH	Shift In 1 to AF/E HIGH	<b></b>	110	110	ns	
tHFH	Shift In 1 to HF HIGH	10	110	110	ns	
tHFL	Shift Out 1 to HF LOW	12	110	110	ns	
t <sub>PHZ</sub>	Output Diochla Dalay	•••	25	25		
t <sub>PLZ</sub>	Output Disable Delay		25	25	- ns	
<sup>t</sup> PZL	Output Facilie Delevi	A	30	30		
<sup>t</sup> PZH	Output Enable Delay		30	30	ns	

<sup>\*</sup> See timing diagram for explanation of parameters.


### **CAPACITANCES\***

SYMBOL	PARAMETER	TEST CONDITION	67C4033-XX MIN	MAX	UNIT
CIN	Input capacitance	T <sub>A</sub> = 25°C, f = 1 MHz		10	pF
COUT	Output capacitance	V <sub>CC</sub> = 4.5 V		7	pF

<sup>\*</sup> Values not tested in production.

#### **THREE-STATE TEST LOAD**









Figure A. Enable and Disable

#### STANDARD A.C. TEST LOAD



Input Pulse Amplitude = 3 V Input Rise and Fall Time (10%-90%) = 2.5 ns Measurements made at 1.5 V All Diodes are 1N916 or 1N3064 Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

#### **RESISTOR VALUES**

IOL	R1	R2		
8 mA	600 Ω	1200 Ω		

#### **FUNCTIONAL DESCRIPTION**

#### Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the  $D_{\rm X}$  inputs. Data then present at the inputs is written into the first location of the RAM when Shiff-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

#### Data Output

Data is read from the  $O_X$  outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and  $O_X$  remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

#### **AC TEST AND HIGH-SPEED APP. NOTES**

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (TIDH) and the next activity of input Ready (TIRL) to be extended relative to Shift-In going HIGH. This same type of problem is also related to TIRH, TORL, TORH, and the Status Flag timing as related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.

#### HF AND AFE STATUS FLAGS

T-46-35

The Half-Full (HF) will be high only when the net balance of words shifted into the FIFO exceeds the number of words shifted out by thirty-two or more (i.e., when the FIFO contains thirty-two or more words). The Almost-Full/Empty (AFE) flag will be HIGH when the FIFO contains fifty-six or more words or when the FIFO contains eight or fewer words (see Figures 9, 10, and 11).

Care should be exercised in using the status flags because they are capable of producing arbitrarily short pulses. For example, if

the FIFO contains thirty-one words, and SI and SO pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of SI and SO.

The flags will always settle to the correct state after the appropriate delay (e.g., THFL, THFH in this example). This property of the status flags will clearly be a function of the dynamic relation between SI and SO. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.




Figure 1. Input Timing




Figure 2. The Mechanism of Shifting Data into the FIFO

- 1 Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
- Input Data is loaded into the first available memory location.
- Input Ready goes LOW indicating this memory location is full.
- Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by Input Ready HIGH.
- (1) If the FIFO is already full then the Input Ready remains low. Note: Shift-in pulses applied while input Ready is LOW will be ignored.

Figure 3. Data is Shifted in Whenever Shift in and Input Ready are Both HIGH

- ① FIFO is initially full.
- ② Shift In is held HIGH.
- Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO.
- As soon as Input Ready becomes HIGH the Input Data is loaded into this location.




Figure 4. Output Timing

- ① The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word).
- ① Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.




Figure 5. The Mechanism of Shifting Data Out of the FIFO

- ① Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
- ③ Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register. Output data remains as valid A-Data while Shift-Out is HIGH.
- ③ Output Ready goes LOW.
- Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
- If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).




Figure 6. tpT and topH Specification

- ① FIFO is initially empty.
- Shift-Out is held HIGH.
- 3 Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In
- ① As soon as Output Ready becomes HIGH, the word is shifted out.




Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH

- 1 The internal logic does not detect the presence of any data in the FIFO.
- New data (A) arrives at the outputs.
- ① Output Ready goes HIGH indicating arrival of the new data.
- Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- 3 As soon as Shift Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or remain LOW depending on whether there are any additional upstream words in the FIFO.




Figure 8. Master Reset Timing

① FIFO is initially full.






Figure 9. tMRHFL, tMRAEH Specifications

① FIFO intially has between 32 and 56 words.




Figure 10. tAEH, tAEL Specifications

① FIFO contains 9 words (one more than almost empty).




Figure 11. tAFH, tAFL Specifications

① FIFO contains 55 words (one short of almost full).





Figure 12. tHFL, tHFH Specifications

① FIFO contains 31 words (one short of half full).



Almost Full (AF) is eight words or less to FIFO full.

Almost Empty (AE) is eight words or less to FIFO empty

Figure 13. 192x15 FIFO

T-46-35






Figure 14. Application for 67C4033 "Slow and Steady Rate to Fast Blocked Rate"

Note: Expanding the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

# I<sub>CC</sub> VS. FREQUENCY



# Guaranteed Distribution of tIPH, tSOH vs. Temperature (For Cascadability Only)



# Guaranteed Distribution of $t_{\mbox{\scriptsize OPH}}, t_{\mbox{\scriptsize SIH}}$ vs. Temperature (For Cascadability Only)




Figure B. Cascadability