

30 V Input 2 A Buck DC/DC Converter

No.EA-206-210519

OUTLINE

The R1243x is a CMOS-based step-down DC/DC converter with internal Nch high-side Tr. (0.175 Ω), which can provide the maximum 2 A output current. Internally, the R1243x consists of an oscillator, a PWM control circuit, a reference voltage unit, an error amplifier, phase compensation circuits, a slope circuit, a soft-start circuit, protection circuits, internal voltage regulators and a switch for bootstrap circuit. A step-down DC/DC converter can be configured by only adding an inductor, resistors, a diode and capacitors to the R1243x.

The R1243x is a current mode operating type DC/DC converter that does not require external current sense resistor. It has high-speed response time and is high efficiency and compatible with ceramic capacitors.

The oscillator frequency of the R1243x001A/B/E is fixed to 1000 kHz. The oscillator frequency of the R1243x001C/D is fixed 330 kHz.

The R1243x has a cycle-by-cycle peak current limit function, a short protection function, a thermal shutdown function and an UVLO as protection features. The R1243x001A/C/E has a latch protection with 2 ms delay time, the R1243x001B/D has a fold-back protection that keep operating during short condition with lower operating frequency and limiting the LX current. The R1243x has a built-in soft-start time (Typ. 0.4 ms). In addition to this, the soft-start time is adjustable by adding an external capacitor. The R1243x has the FLG pin, which mainly monitors the FB pin voltage and gives a flag output by the Nch open drain if the abnormal condition is detected.

The R1243x is offered in 8-pin HSOP-8E and 10-pin DFN(PL)2527-10 packages that can achieve high density mounting.

FEATURES

- Operating Voltage Range 4.5 V to 30 V
- Standby Current..... Max. 10 μA ($V_{IN} = 30\text{ V}$, $C_E = L$)
- Supply Current..... Typ. 0.7 mA ($V_{IN} = 30\text{ V}$, $V_{FB} = 1.0\text{ V}$)
- Output Voltage Range 0.8 V to 18 V, Adjustable with external resistors
- Feedback Voltage 0.5 V with 1.4% accuracy
- Output Current Max. 2 A⁽¹⁾
- Peak Current Limiting Typ. 3.8 A
- Internal Nch MOSFET Driver..... Typ. 175 mΩ
- Maximum Duty Cycle..... Min. 85%
- Oscillator Frequency..... R1243x001A/B/E: 1000 kHz, R1243x001C/D: 330 kHz
- Latch Type Protection..... R1243x001A/C: Typ. 2 ms, R1243x001E: 0.08 ms
- Fold-back Type Protection..... R1243x001B: 250 kHz, R1243x001D: 82.5 kHz
- Internal Soft-start Time Typ. 0.4 ms, TSS = Open
- External Soft-start Time Typ. 12 ms, $C_{SS} = 0.1\text{ μF}$
- Flag Output Typ. 0.25 ms, FLG “OFF” delay time
- UVLO Released Voltage..... Typ. 4.0 V
- Thermal Shutdown..... Typ. 160°C, Hysteresis = 35°C
- Package HSOP-8E, DFN(PL)2527-10

⁽¹⁾ This is an approximate value, because output current depends on conditions and external parts.

APPLICATIONS

- Digital Home Appliances
- Hand-held Communication Equipment: Cameras, VCRs, Camcorders
- Battery-powered Equipment
- Battery Charger

SELECTION GUIDE

The package type, the oscillator frequency (Fixed: 1000 kHz, 330 kHz) and the short-circuit protection type (Latch, Fold-back) are user-selectable options.

Selection Guide

Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
R1243S001*-E2-FE	HSOP-8E	1,000 pcs	Yes	Yes
R1243K001*-TR	DFN(PL)2527-10	5,000 pcs	Yes	Yes

*: Specify the oscillator frequency and the short-circuit protection type.

(A) Fixed Frequency: 1000 kHz, Latch Type (2 ms)


(B) Fixed Frequency: 1000 kHz, Fold-back Type

(C) Fixed Frequency: 330 kHz, Latch Type (2 ms)

(D) Fixed Frequency: 330 kHz, Fold-back Type

(E) Fixed Frequency: 1000 kHz, Latch Type (0.08 ms), only for HSOP-8E

BLOCK DIAGRAM




R1243x Block Diagram

*1

Version	Oscillator Frequency	Short-circuit Protection Type
A	1000 kHz	Latch Type (2 ms)
B	1000 kHz	Fold-back Type
C	330 kHz	Latch Type (2 ms)
D	330 kHz	Fold-back Type
E	1000 kHz	Latch Type (0.08 ms)

PIN DESCRIPTIONS



* The tab is substrate level (GND). It must be connected to the GND level.

R1243S001x Pin Description







Pin No	Symbol	Pin Description
1	BST	Bootstrap Pin
2	VIN	Power Supply Pin
3	LX	LX Switching Pin
4	GND	Ground Pin
5	FB	Feedback Pin
6	FLG	Flag Output Pin
7	CE	Chip Enable Pin, Active with "H"
8	TSS	Soft-start Pin

R1243K001x Pin Description

Pin No	Symbol	Pin Description
1	LX	LX Switching Pin
2	LX	LX Switching Pin
3	GND	Ground Pin
4	FB	Feedback Pin
5	FLG	Flag Output Pin ⁽¹⁾
6	CE	Chip Enable Pin, Active with "H"
7	TSS	Soft-start Pin
8	BST	Bootstrap Pin
9	VIN	Power Supply Pin
10	VIN	Power Supply Pin

⁽¹⁾ The FLG pin should be connected to GND or should be left floating when it is not used.

INTERNAL EQUIVALENT CIRCUIT FOR EACH PIN



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings (GND = 0 V)

Symbol	Parameter	Rating			Unit
V _{IN}	Input Voltage	-0.3 V to 32 V			V
V _{BST}	Boost Pin Voltage	V _{LX} - 0.3 V to V _{LX} + 6 V			V
V _{LX}	LX Pin Voltage	-0.3 V to V _{IN} + 0.3			V
V _{CE}	CE Pin Input Voltage	-0.3 V to V _{IN} + 0.3			V
V _{FB}	VFB Pin Voltage	-0.3 V to 6 V			V
V _{FLG}	FLG Pin Voltage	-0.3 V to 6 V			V
V _{TSS}	TSS Pin Voltage	-0.3 V to 6 V			V
P _D	Power Dissipation ⁽¹⁾	(HSOP-8E)	JEDEC STD. 51-7	2900	mW
		(DFN(PL)2527-10)	JEDEC STD. 51-7	2800	
T _j	Junction Temperature Range	-40 to 125			°C
T _{stg}	Storage Temperature Range	-55 to 125			°C

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings are not assured.

RECOMMENDED OPERATING CONDITIONS

Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
V _{IN}	Operating Input Voltage	4.5 to 30	V
T _a	Operating Temperature Range	-40 to 85	°C

RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

⁽¹⁾ Refer to *POWER DISSIPATION* for detailed information.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12\text{ V}$, unless otherwise noted.

Electrical Characteristics

($T_a = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions/Comments	Min.	Typ.	Max.	Unit
Istandby	Standby Current	$V_{IN} = 30\text{ V}$, $V_{CE} = 0\text{ V}$		0	10	μA
I_{SS}	Supply Current	$V_{IN} = 30\text{ V}$, $V_{FB} = 1.0\text{ V}$		0.7	1.0	mA
V_{UVLO1}	UVLO Detector Threshold	Falling	3.6	3.8	4.0	V
V_{UVLO2}	UVLO Released Voltage	Rising	3.8	4.0	4.2	V
$V_{UVLOHYS}$	UVLO Hysteresis	$V_{UVLO2} - V_{UVLO1}$		0.2		V
V_{FB}	Feedback Voltage		0.493	0.500	0.507	V
$\Delta V_{FB}/\Delta T_a$	Feedback Voltage Temperature Coefficient	$-40^\circ\text{C} \leq T_a \leq 85^\circ\text{C}$		± 100		ppm/ $^\circ\text{C}$
fosc	Oscillator Frequency (R1243x001A/B)		900	1000	1100	kHz
	Oscillator Frequency (R1243x001C/D)		290	330	370	kHz
f_{FLB}	Fold-back Frequency (R1243x001B/D)	$V_{FB} < 0.35\text{ V}$, fosc Ratio		25		%
Maxduty	Oscillator Maximum Duty Cycle	$V_{IN} = 6\text{ V}$	85	90	95	%
I_{TSS}	TSS Pin Current	$V_{TSS} = 0\text{ V}$		4.0		μA
t_{SS1}	Soft-start Time 1	TSS = open	0.2	0.4	0.8	ms
t_{SS2}	Soft-start Time 2	$C_{SS} = 0.1\text{ }\mu\text{F}$	6	12	18	ms
t_{DLY}	Latch Protection Delay Time (R1243x001A/C)	$V_{IN} = 5.0\text{ V}$		2.0		ms
	Latch Protection Delay Time (R1243x001E)			0.08		
I_{LXHOFF}	Highside Switch Leakage Current	$V_{IN} = 30\text{ V}$, $V_{CE} = 0\text{ V}$		0	10	μA
R_{LXH}	Highside Switch ON Resistance	$V_{BST} - V_{LX} = 4.5\text{ V}$		175		m Ω
I_{LIMLXH}	Highside Switch Limited Current	$V_{BST} - V_{LX} = 4.5\text{ V}$	2.8	3.8		A
V_{CEH}	CE "H" Input Voltage	$V_{IN} = 30\text{ V}$	1.4			V
V_{CEL}	CE "L" Input Voltage	$V_{IN} = 30\text{ V}$			0.4	V
I_{CEH}	CE "H" Input Current	$V_{IN} = 30\text{ V}$, $V_{CE} = 30\text{ V}$	-1.0	0	1.0	μA
I_{CEL}	CE "L" Input Current	$V_{IN} = 30\text{ V}$, $V_{CE} = 0\text{ V}$	-1.0	0	1.0	μA
I_{FBH}	FB "H" Input Current	$V_{FB} = 2.0\text{ V}$	-1.0	0	1.0	μA
I_{FBL}	FB "L" Input Current	$V_{FB} = 0\text{ V}$	-1.0	0	1.0	μA
T_{TSD}	Thermal Shutdown Detect Temperature	Hysteresis 35°C		160		$^\circ\text{C}$
V_{FLGL}	FLG "L" Voltage	$I_{FLG} = 1\text{ mA}$			0.4	V
I_{FLGOFF}	FLG "OFF" Current	$V_{FLG} = 5.5\text{ V}$		0.0	1.0	μA
t_{FLGOFF}	FLG "OFF" Delay Time		0.05	0.25	0.60	ms
V_{OVD}	Overvoltage Detection Voltage	V_{FB}	0.55	0.60	0.65	V
V_{UVD}	Undervoltage Detection Voltage	V_{FB}	0.35	0.40	0.45	V

OPERATING DESCRIPTIONS

SOFT-START TIME ADJUSTMENT FUNCTION AND FLAG FUNCTION

Soft-Start Time Adjustment Function

The soft-start time (t_{ss}) of the R1243x is adjustable by adding the soft-start time adjusting capacitor (C_{ss}) to the TSS pin. The soft-start time can be set longer than the internal soft-start time (Typ. 0.4 ms).

For example, if the soft-start time adjusting capacitor (C_{ss}) is 0.1 μF , the externally adjusted soft-start time will be 12 ms (Typ.). If there is no need of adjusting the soft-start time, leave the TSS pin as open so that the internal soft-start time (Typ. 0.4 ms) will be applied.




Fig. 1 C_{ss} vs. t_{ss} (Typ.)

Flag Function

The R1243x includes a flag output function using Nch open drain. If an abnormal state is detected, the flag output function turns the Nch transistor on and switches the FLG pin low. After recovering from the abnormal state, the flag output function turns the Nch transistor off and switches the FLG pin high after recovering from the low voltage detection (Typ. 0.4 V) and waiting for the delay time (Typ. 0.25 ms). The flag function detects the following conditions as abnormal states.

- CE = "L" (Shutdown)
- UVLO (Shutdown)
- Thermal Shutdown
- V_{FB} Overvoltage Detection (Typ. 0.6 V)
- V_{FB} Undervoltage Detection (Typ. 0.4 V)
- Active Latch Function (R1243x001A/C/E)
- Overvoltage Protection for TSS Pin after the Completion of Soft-start (Typ. 3 V)

The flag resistors (R_{FLG}) have to be between 10 k Ω to 100 k Ω . If the flag function is not used, the FLG pin has to be left open or connected to GND.





Fig. 2 Flag Function Sequence

OPERATION OF STEP-DOWN DC/DC CONVERTER AND OUTPUT CURRENT

The step-down DC/DC converter stores energy in the inductor (L) when the LX transistor turns on, and releases energy from L when the LX transistor turns off. This is why it can control with less energy loss and provide a lower output voltage (V_{OUT}) than the input voltage (V_{IN}). The operation of the step-down DC/DC converter is explained in the following figures.



Basic Circuit


Inductor Current flowing through Inductor

- Step 1.** The Nch transistor turns on and the inductor current (i_1) flows, L is charged with energy. At this moment, i_1 increases from the minimum inductor current (I_{Lmin}), which is 0 A, and reaches the maximum inductor current (I_{Lmax}) in proportion to the on-time period (t_{on}) of the Nch transistor.
- Step 2.** When the Nch transistor turns off, L tries to maintain I_L at I_{Lmax} , so L turns the diode on and the inductor current (i_2) flows into L.
- Step 3.** i_2 decreases gradually and reaches I_{Lmin} after the open-time period (t_{open}) of the Nch transistor, and then the diode turns off. This is called discontinuous current mode.
- As the output current (I_{OUT}) increases, the off-time period (t_{off}) of the Nch transistor runs out before I_L reaches I_{Lmin} . The next cycle starts, and the Nch transistor turns on and the diode turns off, which means I_L starts increasing from I_{Lmin} . This is called continuous current mode.


In the case of PWM mode, V_{OUT} is maintained by controlling t_{on} . During PWM mode, the oscillator frequency (f_{osc}) is being maintained constant.

APPLICATION INFORMATION


TYPICAL APPLICATION CIRCUIT




R1243x001A/B/E Typical Application




R1243x001C/D Typical Application




R1243x001A/B/E Typical Application




R1243x001C/D Typical Application




R1243x001A/B/E Typical Application



R1243x001C/D Typical Application




R1243x001A/B/E Typical Application




R1243x001C/D Typical Application

**$V_{OUT} = 5.0\text{ V}$, $t_{SS} = 0.4\text{ ms}$, Flag Function Using
R1243x001A/B, R1243S001E**



R1243x001A/B/E Typical Application



R1243x001C/D Typical Application

The R1243x includes a flag output function using Nch open drain. If an abnormal state is detected, the flag output function turns the Nch transistor on and switches the FLG pin low. After recovering from the abnormal state, the flag output function turns the Nch transistor off and switches the FLG pin high after recovering from the low voltage detection (Typ. 0.4 V) and waiting for the delay time (Typ. 0.25 ms).

If V_{OUT} is used as V_{FLGIN} , the FLG pin high voltage (V_{FLGH}) will be same voltage level as V_{OUT} even before the completion of soft-start. When using the soft-start time adjustment in the sequential startup circuits, note that V_{FLGH} is dependent on V_{FLGIN} (connecting to V_{OUT} directly or using other voltage source).

- CE = "L" (Shutdown)
- UVLO (Shutdown)
- Thermal Shutdown
- VFB Overvoltage Detection (Typ. 0.6 V)
- VFB Undervoltage Detection (Typ. 0.4 V)
- Active Latch Function (R1243x001A/C/E)
- Overvoltage Protection for the TSS pin after the completion of soft-start (Typ. 3 V)

SEQUENTIAL START-UP

The figure below shows the example of sequential startup circuits using soft-start time adjustment and flag functions. Where: the input voltage is 12 V, the output voltage of the R1243x001A/B/E (DCDC1) is 5.0 V, the output voltage of the R1243x001A/B/E (DCDC2) is 3.3 V, the electrolytic capacitor for the 5.0 V output is 470 μ F and the electrolytic capacitor for the 3.3 V output is 100 μ F. The DCDC1 circuit starts up first followed by the DCDC2 circuit, so that the output voltage of DCDC1 will not drop below the output voltage of the DCDC2.

Soft-start Time and Charging Current

During the soft-start, the R1243x generates a charging current (I_{CHRG}) for a capacitor connected to V_{OUT} in addition to the output current (I_{OUT}) for supplying the output load. Therefore, I_{OUT} is given by:

$$I_{\text{OUT}}' = I_{\text{OUT}} + I_{\text{CHRG}} = I_{\text{OUT}} + V_{\text{OUT}} \times (C_{\text{OUT}} + C_{\text{L}}) / t_{\text{SS}}$$

I_{OUT}' (DCDC1) and I_{OUT}' (DCDC2) are given by:

$$\text{DCDC1: } I_{\text{OUT}}' = I_{\text{OUT}} + V_{\text{OUT}} / (C_{\text{OUT}} + C_{\text{L}}) / t_{\text{SS}} = I_{\text{OUT}} + 5.0 \text{ V} \times (10 \mu\text{F} + 470 \mu\text{F}) / 26 \text{ ms} = I_{\text{OUT}} + 92 \text{ mA}$$

$$\text{DCDC2: } I_{\text{OUT}}' = I_{\text{OUT}} + V_{\text{OUT}} / (C_{\text{OUT}} + C_{\text{L}}) / t_{\text{SS}} = I_{\text{OUT}} + 3.3 \text{ V} \times (10 \mu\text{F} + 100 \mu\text{F}) / 2.6 \text{ ms} = I_{\text{OUT}} + 140 \text{ mA}$$

The output current should not exceed 2.0 A even during soft-start.

Using the Output Voltage of DCDC1 as the FLG Pin Voltage of DCDC1

The R1243x includes a flag output function using Nch open drain. If an abnormal condition is detected, the flag output function turns the Nch transistor on and switches the FLG pin low. If an abnormal condition is not detected, the flag output function turns the Nch transistor off and switches the FLG pin high after recovering from the low voltage detection (Min. 0.35 V) and waiting for the delay time (Min. 0.05 ms). If V_{OUT} is used as V_{FLGIN} , the FLG pin high voltage (V_{FLGH}) will be same voltage level as V_{OUT} even before finishing the soft-start. After recovering from the low voltage detection, the lowest V_{FLGH} will be 70% of the set output voltage (V_{SET}).

Using the FLG Pin Voltage of DCDC1 as the CE Pin Input Voltage of DCDC2

The lowest CE pin low voltage (V_{CEL}) is 0.4 V, and the highest CE pin high voltage (V_{CEH}) is 1.4 V. The highest flag pin low voltage (V_{FLGL}) is 0.4 V and the lowest V_{FLGH} of DCDC1 is approximately 3.5 V, so the flag pin voltage (V_{FLG}) can be used as the CE pin input voltage (V_{CE}) of DCDC2.

Auto-discharge using the FLG Pin

The R1243x turns the Nch transistor on and switches the FLG pin low during shutdown. If the FLG pin is switched low, a FLG pin current (I_{FLG}) flows from V_{FLGIN} to the FLG pin resistor (R_{FLG}) and the Nch transistor. Therefore, using V_{OUT} as V_{FLGIN} can discharge the electric charges of a capacitor connected to V_{OUT} during shutdown.


The highest I_{FLG} will be V_{FLGIN} divided by R_{FLG} . When determining the R_{FLG} value, ensure that the highest I_{FLG} will be 5 mA or less. Do not directly connect V_{OUT} to the FLG pin. I_{FLG} may become excessive and damage the device.

V_{FLGL} is regulated as $I_{\text{FLG}} = 1 \text{ mA}$. If R_{FLG} is set higher than $I_{\text{FLG}} = 1 \text{ mA}$, the highest V_{FLGL} of 0.4 V is not guaranteed, hence the flag function itself may be spoiled.

Typical Application Circuit with Start-up Sequencing

(DCDC1) R1243x001A/B/E: 1000 kHz, $V_{IN} = 12\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $t_{SS} = 26\text{ ms}$ ($C_{SS} = 0.22\text{ }\mu\text{F}$)

(DCDC2) R1243x001A/B/E: 1000 kHz, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $t_{SS} = 2.6\text{ ms}$ ($C_{SS} = 0.022\text{ }\mu\text{F}$)






Fig. 3 Start-up/ Shutdown Sequencing

THE MINIMUM ON-TIME

The minimum On-Time of the R1243 Series is set at 150 ns (Typ.). The minimum On-Time (150 ns) is determined by considering the tolerable delay time and the necessary stability of the current sense circuits.

The R1243 Series has adopted the current control mode system, which does not require any sense resistor. By substituting the R_{ON} (Nch driver's on-resistance) value into the following equation, the I_{LX} (Inductor current) value can be obtained: $V_{IN} - V_{LX} = I_{LX} \times R_{ON}$. I_{LX} can be sensed only while the Nch driver is turned on (LX = High period). If the I_{LX} is sensed during the switching surge immediately after the Nch driver is turned on, the switching surge may cause the malfunction. To avoid the malfunction caused by the switching surge, disable the current sensing function of Nch driver for a while immediately after the Nch driver is turned on. While the current sensing function of the Nch driver is disabled, both the current control mode system and the limited current circuit cannot function normally.

Fig. 4 is a graph with the on time on the horizontal axis, and the limit current on the vertical. The graph shows that the delay time is occurred in the limited current circuit within 150 ns because the current sensing is not functioning normally. As a result, the detecting current is increased dramatically. The delay time occurred in the limited circuit current includes the circuit delay time occurred between the current sense circuit and the driver.

This could happen in the current control mode system as well. The current control mode system does not function normally under 150 ns but the operation becomes similar operation to the voltage control mode system that is low stable.

For the above reasons, the stability and the over-current limit accuracy of the R1243 Series degrades dramatically under 150 ns. In the case of setting the minimum on time equal or less than 150 ns, an adequate stability has to be ensured by the external parts and also the over current protection circuit has to be designed without depending on the current limit circuit of the IC.




Fig. 4 On-time and Peak Current of Lx pin ($I_{LXLIMIT}$) at Current Limit Detection of Lx pin

OUTPUT CURRENT AND SELECTION OF EXTERNAL COMPONENTS

The following equations explain the relationship between output current and peripheral components.

I_{RP} is the ripple current P-P value, R_{ONH} is the ON resistance of Highside Tr., R_L is the DC resistance of inductor.

First, when Highside Tr. is "ON", the following equation is satisfied.

$$V_{IN} = V_{OUT} + (R_{ONH} + R_L) \times I_{OUT} + L \times I_{RP} / t_{on} \dots\dots\dots \text{Equation 1}$$

Second, when Highside Tr. is "OFF" (Diode is "ON"), the following equation is satisfied.

$$L \times I_{RP} / t_{off} = V_F + V_{OUT} + R_L \times I_{OUT} \dots\dots\dots \text{Equation 2}$$

Put Equation 2 to Equation 1 to solve ON duty of Highside Tr. ($D_{ON} = t_{on} / (t_{off} + t_{on})$):

$$D_{ON} = (V_{OUT} + V_F + R_L \times I_{OUT}) / (V_{IN} + V_F - R_{ONH} \times I_{OUT}) \dots\dots\dots \text{Equation 3}$$

Ripple Current is given by:

$$I_{RP} = (V_{IN} - V_{OUT} - R_{ONH} \times I_{OUT} - R_L \times I_{OUT}) \times D_{ON} / f_{osc} / L \dots\dots\dots \text{Equation 4}$$

Peak current (I_{Lmax}) that flows through L, and LX Tr. is given by:

$$I_{Lmax} = I_{OUT} + I_{RP} / 2 \dots\dots\dots \text{Equation 5}$$

The valley current (I_{Lmin}) is given by:

$$I_{Lmin} = I_{OUT} - I_{RP} / 2 \dots\dots\dots \text{Equation 6}$$

If I_{Lmin} is smaller than 0 ($I_{Lmin} < 0$), the step-down DC/DC converter operate in discontinuous mode.

The step--down DC/DC converter operates in discontinuous mode when:

$$I_{OUT} < I_{RP} / 2 \dots\dots\dots \text{Equation 7}$$

It is important to consider I_{Lmax} and I_{Lmin} when making the input/output conditions or selecting the external components. The above explanation is based on the ideal operation of continuous mode.

Ripple Current and LX Current Limiting

The fluctuation in ripple current of inductor can be caused by various reasons. The R1243x has a LX current limiting that sets the upper limitation of the inductor current (LX peak current limit). Note that the LX peak current limit is not the average inductor current (same as output current value). The larger the ripple current is, the larger the LX peak current will be. The R1243x001B/D is using this characteristic in the fold-back current limiting. The fold-back current limiting maintains the LX peak current limiting and reduces the switching frequency to lower the average inductor current. To release the fold-back current limiting, the LX peak current of the R1243x001B (250 kHz) or the R1243x001D (82.5 kHz) should not go beyond the LX peak current limit. Fig. 5 shows the LX current limit sequencing.




Fig. 5 LX Current Limit Sequencing

Latch Protection for the R1243x001A/C/E

After current limit detection, if a voltage drop continues more than a specified time, the R1243x001A/C/E enables a latch protection to turn off output. Note that if a power voltage rising is slow and the output voltage after soft-start is less than a set output voltage for more than a latch timer period. Refer to *TECHNICAL NOTES* for details.


Fold-back Protection for the R1243x001B/D

The R1243x001B/D enables a fold-back protection after soft-start. The fold-back protection reduces the oscillator frequency to 1/4 if the output voltage drops to 70% (Typ.) or less of a set output voltage, which means the FB pin voltage is typically 0.35 V or less. If an oscillator frequency decreases, a ripple current increases. As shown in Equation 8, with LX current limiting, the average current decreases as the ripple current increases.

$$I_{OUT} = I_{Lmax} - I_{RP} / 2 \dots \dots \dots \text{Equation 8}$$

Once the fold-back protection is enabled during heavy load, the R1243x may not be able to return to normal operation due to the increased ripple current. Note that if a power voltage rising is slow and the output voltage drops 70% (typ.) or less of a set output voltage after soft-start. Refer to *TECHNICAL NOTES* for details.

POWER LOSS AND EFFICIENCY



Nch High-side Tr. Turn-on Loss: $P_{ON} = R_{ONH} \times I_{OUT}^2 \times \text{Onduty}$

Nch High-side Tr. Switching Loss: $P_F = (t_R + t_F) / 2 \times V_{IN} \times I_{OUT} \times f_{OSC}$

Diode Loss: $P_{OFF} = V_F \times I_{OUT} \times \text{Offduty}$

Inductor Conduction Loss: $P_L = R_L \times I_{OUT}^2$

IC's Consumption Current Loss: $P_D = V_{IN} \times I_{SS}$

Inductor's Ripple Current Loss: $P_{PP} = 1 / 4 \times R_C \times I_{RP}^2$

Efficiency $\eta = (V_{OUT} \times I_{OUT}) / ((V_{OUT} \times I_{OUT}) + P_{ON} + P_F + P_{CL} + P_D + P_{PP}) \times 100\%$

P_{ON} , P_F and P_D are power losses in the ICs. These power losses are converted into heat inside the IC. Using the following equation, ensure that the junction temperature does not rise above 125°C:

$$T_j = \theta_{ja} \times (P_{ON} + P_F + P_D) + T_a < 125^\circ\text{C}$$

TECHNICAL NOTES ON SHUTDOWN USING INPUT VOLTAGE CONTROL

If the CE pin is enabled without switching the CE pin status, which means connecting the CE pin to the VIN pin, while a set output voltage (V_{SET}) is higher than the UVLO detection threshold (typ. 3.8 V), the input/output ratio may exceed the maximum duty ratio at shutdown. If the input/output ratio exceeds the maximum duty ratio, the output voltage drops and if the input/output ratio falls below the maximum duty ratio, the output voltage rises. These voltage fluctuations generate oscillating waveforms at shutdown.

As shown in Fig. 6, if the input voltage drops before the output voltage drops, a large reverse current may flow. To avoid this, ensure the input voltage is high enough before switching the CE pin status low, or otherwise add a discharge circuit.




Fig. 6 Shutdown Using Input Voltage Control

TECHNICAL NOTES

- External components have to be connected as close as possible to the IC and have to be wired as short as possible. Especially, the capacitor connected between V_{IN} and GND pin must be wired the shortest. If the impedances of the power supply line and the GND line are high, the operation can be unstable due to the switching current, which fluctuates the power line of the inside the IC. The impedances of power supply line and GND line must be as low as possible. It is necessary to give careful consideration to the large current flowing into the power supply, GND, LX, V_{OUT} and inductor when designing their wirings. The wiring of output voltage setting resistance (R_{UP}) and the wiring of inductor must be separated from load wiring.
- The capacitors to be used in the R1243x must be low ESR ceramic capacitors. The C_{IN} capacitor between V_{IN} and GND should be equal or more than 10 μ F. Please pay attention to the bias-dependent properties and the temperature variability characteristics of the ceramic capacitors.
- The internal phase compensation of this IC is designed within the recommended values of inductor and C_{OUT} ceramic capacitor. If the inductor value is small, the peak values of the switching current increase along with the load current. When the peak value of the switching current reaches to the current limit, the over current protection circuit may start to function.
- If the parasitic capacitor of the schottky diode is large, the operation may result in unstable because of the large switching current when the switch is turned on. Please use the schottky diode with 100 pF or less when the reverse voltage is 10 V.
- The output voltage (V_{OUT}) can be calculated by this equation: $V_{OUT} = V_{FB} \times (R_{UP} + R_{BOT}) / R_{BOT}$. By changing R_{UP} and R_{BOT} , the output voltage (V_{OUT}) is adjustable. If resistance values of R_{UP} and R_{BOT} are high, the impedance of the FB pins become high, and the IC becomes vulnerable to an influence of noise. R_{BOT} is recommended to be between 1.0 k Ω to 4.7 k Ω . If the operation become unstable due to the high impedance, it is important to consider lowering the impedance.
- In the IC, ESD protection diode is connected between CE pin and V_{IN} pin. If there is a possibility that the CE pin voltage becomes higher than the V_{IN} pin voltage, it is recommended to insert a 10 k Ω resistance or more in order to prevent the large current flowing from CE pin into V_{IN} pin.
- Connect the reverse side of the IC pad to GND. To improve the radiation of heat of the multiple-layered board, it is effective to make the via on the connection part of the reverse side of the IC pad to release the heat to multiple layers.
- The flag resistor (R_{FLG}) is recommended to be between 10 k Ω to 100 k Ω . If the flag function is not used, FLG pin has to be left open or connected to GND.
- If the soft-start time adjustment function is not used, TSS pin must be left open. In this case, soft-start time is set as 0.4 ms (Typ.).
- After the completion of the soft-start, latch function (R1243x001A/C/E) starts to function. The internal counter starts counting when the overcurrent protection circuits runs the current limit detection. When the internal counter counts up to 2 ms typically (R1243x001A/C) or up to 0.08 ms (R1243x001E), latch function turns off the output. The turned off output can be reset when CE pin is changed to "L", and also V_{IN} pin voltage became less than 3.8 V typically, which is UVLO detecting voltage. If the output voltage becomes more than the setting voltage (FB pin voltage is 0.50 V typically within the latch timer period, the counter restores the default. Therefore, the careful attention is required when the power-supply voltage's start-up is slow and the output voltage is not reached to the setting voltage within the latch timer period after the completion of the soft-start.

- After the completion of the soft-start, fold-back function (R1243x001B/D) starts to function. The fold-back function limits the oscillation frequencies into 1/4 when FB pin voltage becomes less than 0.35 V (Typ.). Therefore, the careful attention is required when the power-supply voltage's start-up is slow and the output voltage is not reached to the 70% (Typ.) of the setting voltage even for a short period of time after the completion of the soft-start.
- The quality of the power supply circuit using the R1243x largely depends on the external components. The careful attention is required for the external component parameters.
- The careful attention is required for the maximum ratings (voltage, current, and wattage) of the external components, board layout pattern and the IC.
- The table on the next page shows the recommended values for setting output voltage.

Table 1. R1243x Recommended Value for Each Output Voltage

R1243x001A/B/E: 1000 kHz

V_{IN}	V_{OUT}	L [μ H]	C_{OUT} [μ F]	C_{SPD}	C_{BST} [μ F]	R_{BOT} [k Ω]
$4.5 \leq V_{IN} \leq \text{Max}$	$0.8 \leq V_{OUT} \leq 1.2$	2.2	47	*1	0.47	2.0
$4.5 \leq V_{IN} \leq \text{Max}$	$1.2 \leq V_{OUT} \leq 1.8$	2.2	22	*1	0.47	2.0
$4.5 \leq V_{IN} \leq \text{Max}$	$1.8 \leq V_{OUT} \leq 2.5$	4.7	10	*1	0.47	2.0
$4.5 \leq V_{IN} \leq 6$	$2.5 \leq V_{OUT} \leq \text{Maxduty}$	4.7	22	open	0.47	2.0
$6 \leq V_{IN} \leq \text{Max}$	$2.5 \leq V_{OUT} \leq 5$	4.7	10	*1	0.47	2.0
$\text{Min} \leq V_{IN} \leq \text{Max}$	$5 \leq V_{OUT} \leq \text{Maxduty}$	4.7	10	*1	0.47	2.0

R1243x001C/D: 330 kHz

V_{IN}	V_{OUT}	L [μ H]	C_{OUT} [μ F]	C_{SPD}	C_{BST} [μ F]	R_{BOT} [k Ω]
$4.5 \leq V_{IN} \leq 7.5$	$0.8 \leq V_{OUT} \leq 1.2$	4.7	47 \times 2	open	0.47	2.0
$4.5 \leq V_{IN} \leq 7.5$	$1.2 \leq V_{OUT} \leq \text{Maxduty}$	10	47 \times 2	open	0.47	2.0
$7.5 \leq V_{IN} \leq \text{Max}$	$0.8 \leq V_{OUT} \leq 1.2$	4.7	47 \times 2	*2	0.47	2.0
$7.5 \leq V_{IN} \leq 12$	$1.2 \leq V_{OUT} \leq 2.5$	10	47	*2	0.47	2.0
$7.5 \leq V_{IN} \leq \text{Max}$	$1.2 \leq V_{OUT} \leq 2.5$	4.7	47	*2	0.47	2.0
$7.5 \leq V_{IN} \leq \text{Max}$	$2.5 \leq V_{OUT} \leq 5$	10	22	*2	0.47	2.0
$7.5 \leq V_{IN} \leq \text{Max}$	$5 \leq V_{OUT} \leq 18$	10	10 \times 2	*2	0.47	2.0

*1 R1243x001A/B/E: 1000 kHz

V_{OUT} [V]	C_{SPD} [pF]	R_{UP} [k Ω]	R_{BOT} [k Ω]
0.8	1800	1.2	2.0
1	1200	2.0	2.0
1.2	1000	2.8	2.0
1.5	820	4.0	2.0
1.8	560	5.2	2.0
2.5	390	8.0	2.0
3.3	220	11.2	2.0
5	150	18.0	2.0
6	120	22.0	2.0
9	82	34.0	2.0
12	56	46.0	2.0
15	47	58.0	2.0
18	47	70.0	2.0

*2 R1243x001C/D: 330 kHz

V_{OUT} [V]	C_{SPD} [pF]	R_{UP} [k Ω]	R_{BOT} [k Ω]
0.8	2700	1.2	2.0
1	2200	2.0	2.0
1.2	1500	2.8	2.0
1.5	1200	4.0	2.0
1.8	1000	5.2	2.0
2.5	560	8.0	2.0
3.3	390	11.2	2.0
5	220	18.0	2.0
6	180	22.0	2.0
9	150	34.0	2.0
12	100	46.0	2.0
15	100	58.0	2.0
18	100	70.0	2.0

Table 2. R1243x Recommended External Components

C _{IN}	V _{IN}	Cap.	Spec.	Part Name	Manufacturer
	≤ 12.5 V	10 μF	25 V	GRM31CR71E106K	Murata
≤ 12.5 V	10 μF	25 V	CM316X5R106K25ABH	Kyocera	
All	10 μF	50 V	UMK325BJ106MM-P	Taiyo Yuden	
All	10 μF	50 V	CGA6P3X7S1H106K	TDK	

C _{OUT}	V _{OUT}	Cap.	Spec.	Part Name	Manufacturer
	≤ 8 V	47 μF	16 V	GRM32EB31C476KE15	Murata
≤ 5 V	22 μF	10 V	GRM31CR71A226M	Murata	
≤ 12.5 V	10 μF	25 V	GRM31CR71E106K	Murata	
≤ 8 V	22 μF	16 V	CM316X5R226K16AB	Kyocera	
≤ 12.5 V	22 μF	25 V	CM32X5R226M25AB	Kyocera	
≤ 12.5 V	10 μF	25 V	CM316X5R106K25ABH	Kyocera	
All	10 μF	50 V	UMK325BJ106MM-P	Taiyo Yuden	
All	10 μF	50 V	CGA6P3X7S1H106K	TDK	

C _{BST}	V _{OUT}	Cap.	Spec.	Part Name	Manufacturer
	all	0.47 μF	16 V	EMK212BJ474KD-T	Taiyo Yuden
all	0.47 μF	16 V	C1608JB1C474K	TDK	

D	V _{IN}	Spec.	Part Name	Manufacturer
	≤ 15 V	15 V, 2A	SBS010M	SANYO
≤ 15 V	15 V, 2A	SS20015M	SANYO	
all	40 V, 3A	CMS16	TOSHIBA	


L	Ind.	Spec.	Part Name	Manufacturer
	2.2 μH	5.4 A	RLF7030T-2R2M5R4	TDK
4.7 μH	3.4 A	RLF7030T-4R7M3R4	TDK	
10 μH	2.5 A	SLF10145T-100M2R5	TDK	
2.2 μH	2.7 A	NR6020T2R2N	Taiyo Yuden	
4.7 μH	2.6 A	NR6028T4R7M	Taiyo Yuden	
10 μH	2.5 A	NR6045T100M	Taiyo Yuden	

TECHNICAL NOTES ON PCB LAYOUT PATTERN

1. The exposed pad on the bottom of the package enhances the thermal performance and is electrically connected to GND inside the package. It is recommended that the exposed pad be connected to the ground plane on the board with thermal vias if possible.
2. Connect shortest possible: “a wiring between the V_{IN} pin of input capacitor (C_{IN}) and the V_{IN} pin of IC” and “a wiring between the GND pin of input capacitor (C_{IN}) and the GND pin of IC”.
Connect as short as possible: “a wiring among the Lx pin of IC, the Lx pin of diode, the GND pin of diode, and the GND pin of input capacitor (C_{IN})”.
These are recommended to wire without intermediary of a through hole.
3. Wire the Lx pin short so that the parasitic capacitance would not be provided. It is recommended to implement without intermediary of a through hole.
4. Connect between the GND pin of C_{OUT} and the GND pin of diode as short as possible. It is recommended to wire without intermediary of a through hole.
5. The FB pin side of R_{UP} , R_{BOT} , C_{SPD} , and R_{SPD} should be designed to keep a distance from inductor, BST pin, and Lx pin in order to avoid the high impedance and noise effect. These can be wired via through hole.
6. For V_{OUT} wiring to R_{UP} , the feed-back must be made as close as possible from the output capacitor (C_{OUT}). This can be wired via through hole.
7. For the GND wiring to the soft-start time adjusting capacitor (C_{SS}), avoid the current path of parts including input capacitors (C_{IN}) and diodes. This can be wired via through hole.


PCB LAYOUT

R1243S001x Evaluation Board TOP VIEW




(The broad land of Lx section enables a connection with large inductors and diodes).


R1243S001x Evaluation Board TOP VIEW



R1243K001x Evaluation Board TOP VIEW



R1243K001x Evaluation Board TOP VIEW




TYPICAL PERFORMANCE CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.


1) FB Voltage vs Temperature

R1243x001x




2) Driver On Resistance vs Temperature

R1243x001x




3) Oscillator Frequency vs Temperature

R1243x001A/R1243x001B, R1243S001E




4) Oscillator Frequency vs Temperature

R1243x001C/R1243x001D




5) Maxduty vs Temperature

R1243x001A/R1243x001B, R1243S001E




6) Maxduty vs Temperature

R1243x001C/R1243x001D




7) Fold-back Frequency vs Temperature

R1243x001A/R1243x001B




8) Fold-back Frequency vs Temperature

R1243x001C/R1243x001D




9) FLG Voltage "L" vs. Input Voltage

R1243x001x



10) FLG Voltage "L" vs. Temperature

R1243x001x




11) Soft-Start Waveform

R1243x001x

 $t_{SS} = 0.4 \text{ ms}$


(R1243S001A, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $t_{SS} = \text{open}$, $V_{FLGIN} = 5.0 \text{ V}$, $R_{OUT} = 3.3 \Omega$ ($I_{OUT} = 1.0 \text{ A}$), $T_a = 25^\circ\text{C}$)



R1243x001x

 $t_{SS} = 12 \text{ ms}$


(R1243S001A, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $C_{SS} = 0.1 \mu\text{F}$, $V_{FLGIN} = 5.0 \text{ V}$, $R_{OUT} = 3.3 \Omega$ ($I_{OUT} = 1.0 \text{ A}$), $T_a = 25^\circ\text{C}$)



12) Output Voltage Waveform (AC)


R1243x001A/R1243x001B, R1243S001E

(R1243K001A, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $L = 4.7 \mu\text{H}$, $C_{OUT} = 10 \mu\text{F}$, $R_{OUT} = 3.3 \Omega$ ($I_{OUT} = 1.0 \text{ A}$), $T_a = 25^\circ\text{C}$)



R1243x001C/R1243x001D


(R1243K001D, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $L = 10 \mu\text{H}$, $C_{OUT} = 22 \mu\text{F}$, $R_{OUT} = 3.3 \Omega$ ($I_{OUT} = 1.0 \text{ A}$), $T_a = 25^\circ\text{C}$)



13) Output Voltage Waveform (AC), Load Transient Response


R1243x001A/R1243x001B, R1243S001E

(R1243K001A, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $L = 4.7 \mu\text{H}$, $C_{OUT} = 10 \mu\text{F}$, $I_{OUT} = 1.0 \text{ A} \rightarrow 2.0 \text{ A}$, $T_a = 25^\circ\text{C}$)




R1243x001C/R1243x001D

(R1243K001A, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $L = 4.7 \mu\text{H}$, $C_{OUT} = 10 \mu\text{F}$, $I_{OUT} = 2.0 \text{ A} \rightarrow 1.0 \text{ A}$, $T_a = 25^\circ\text{C}$)




R1243x001C/R1243x001D

(R1243K001D, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 22\text{ }\mu\text{F}$, $I_{OUT} = 1.0\text{ A} \rightarrow 2.0\text{ A}$, $T_a = 25^\circ\text{C}$)



R1243x001C/R1243x001D


(R1243K001D, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 10\text{ }\mu\text{F}$, $I_{OUT} = 2.0\text{ A} \rightarrow 1.0\text{ A}$, $T_a = 25^\circ\text{C}$)



14) Switching Operation Waveform


R1243x001A/R1243x001B, R1243S001E

(R1243K001A, $V_{IN} = 24\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $L = 4.7\text{ }\mu\text{H}$,
 $C_{OUT} = 10\text{ }\mu\text{F}$, $I_{OUT} = 0\text{ mA}$, $T_a = 25^\circ\text{C}$)




R1243x001A/R1243x001B, R1243S001E

(R1243K001A, $V_{IN} = 24\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $L = 4.7\text{ }\mu\text{H}$,
 $C_{OUT} = 10\text{ }\mu\text{F}$, $R_{OUT} = 5.0\text{ }\Omega$ ($I_{OUT} = 1.0\text{ A}$), $T_a = 25^\circ\text{C}$)




R1243x001C/R1243x001D

(R1243K001D, $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 22\text{ }\mu\text{F}$, $I_{OUT} = 0\text{ mA}$, $T_a = 25^\circ\text{C}$)




R1243x001C/R1243x001D

(R1243K001D, $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 22\text{ }\mu\text{F}$, $R_{OUT} = 3.3\text{ }\Omega$ ($I_{OUT} = 1.0\text{ A}$), $T_a = 25^\circ\text{C}$)




15) Limit-latch Operation Waveform

R1243x001A/R1243x001C

(R1243K001A, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 4.7\text{ }\mu\text{H}$,
 $C_{OUT} = 10\text{ }\mu\text{F}$, $R_{OUT} = 3.3\text{ }\Omega \rightarrow 0.5\text{ }\Omega$, $T_a = 25^\circ\text{C}$)


16) Latch-type Limit Detection Release Waveform

R1243x001A/R1243x001C

(R1243K001A, $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $L = 4.7\text{ }\mu\text{H}$,
 $C_{OUT} = 10\text{ }\mu\text{F}$, $R_{OUT} = 3.3\text{ }\Omega \rightarrow 0.5\text{ }\Omega \rightarrow 3.3\text{ }\Omega$, $T_a = 25^\circ\text{C}$)


17) Fold-back Operation Waveform

R1243x001B/R1243x001D

(R1243S001D, $V_{IN} = 12\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 22\text{ }\mu\text{F}$, $R_{OUT} = 5.0\text{ }\Omega \rightarrow 0.5\text{ }\Omega$, $T_a = 25^\circ\text{C}$)

18) Fold-back Release Waveform


R1243x001B/R1243x001D

(R1243S001D, $V_{IN} = 12\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $L = 10\text{ }\mu\text{H}$,
 $C_{OUT} = 22\text{ }\mu\text{F}$, $R_{OUT} = 0.5\text{ }\Omega \rightarrow 5.0\text{ }\Omega$, $T_a = 25^\circ\text{C}$)

19) Output Current vs. Efficiency


R1243x001A/R1243x001B, R1243S001E

V_{OUT} = 0.8 V




R1243x001A/R1243x001B, R1243S001E

V_{OUT} = 3.3 V




R1243x001A/R1243x001B, R1243S001E

V_{OUT} = 5.0 V




R1243x001A/R1243x001B, R1243S001E

V_{OUT} = 18 V




R1243x001C/R1243x001D



V_{OUT} = 0.8 V



R1243x001C/R1243x001D


V_{OUT} = 3.3 V






20) Output Current vs. Output Voltage


R1243x001A/R1243x001B, R1243S001E




R1243x001A/R1243x001B, R1243S001E



R1243x001A/R1243x001B, R1243S001E




R1243x001A/R1243x001B, R1243S001E




R1243x001C/R1243x001D

V_{OUT} = 0.8 V




R1243x001C/R1243x001D

V_{OUT} = 3.3 V




R1243x001C/R1243x001D

V_{OUT} = 5.0 V



R1243x001C/R1243x001D


V_{OUT} = 18 V



21) Input Voltage vs. Output Voltage


R1243x001A/R1243x001B, R1243S001E

V_{OUT} = 0.8 V




R1243x001A/R1243x001B, R1243S001E


V_{OUT} = 3.3 V




R1243x001A/R1243x001B, R1243S001E




R1243x001A/R1243x001B, R1243S001E




R1243x001C/R1243x001D




R1243x001C/R1243x001D



R1243x001C/R1243x001D



R1243x001C/R1243x001D



The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

Item	Measurement Conditions
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square
Through-holes	φ 0.3 mm × 21 pcs


Measurement Result

(Ta = 25°C, Tjmax = 125°C)


Item	Measurement Result
Power Dissipation	2900 mW
Thermal Resistance (θja)	θja = 34.5°C/W
Thermal Characterization Parameter (ψjt)	ψjt = 10°C/W

θja: Junction-to-ambient thermal resistance.

ψjt: Junction-to-top of package thermal characterization parameter



Power Dissipation vs. Ambient Temperature




Measurement Board Pattern

PACKAGE DIMENSIONS

HSOP-8E

DM-HSOP-8E-JE-B



UNIT: mm

HSOP-8E Package Dimensions

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

Item	Measurement Conditions
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square
Through-holes	φ 0.3 mm × 30 pcs


Measurement Result

(Ta = 25°C, Tjmax = 125°C)


Item	Measurement Result
Power Dissipation	2800 mW
Thermal Resistance (θ_{ja})	$\theta_{ja} = 35^{\circ}\text{C/W}$
Thermal Characterization Parameter (ψ_{jt})	$\psi_{jt} = 10^{\circ}\text{C/W}$

θ_{ja} : Junction-to-Ambient Thermal Resistance

ψ_{jt} : Junction-to-Top Thermal Characterization Parameter



Power Dissipation vs. Ambient Temperature




Measurement Board Pattern

PACKAGE DIMENSIONS

DFN(PL)2527-10

DM-DFN(PL)2527-10-JE-C



DFN(PL)2527-10 Package Dimensions (mm)



1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of our company.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our company's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or our distributor before attempting to use AOI.
11. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website

<https://www.nisshinbo-microdevices.co.jp/en/>

Purchase information

<https://www.nisshinbo-microdevices.co.jp/en/buy/>

