

# ICM7217 Series ICM7227 Series

## 4-Digit CMOS Up/Down Counter/ Display Driver

### FEATURES

- Four decade, presettable up-down counter with parallel zero detect
- Settable register with contents continuously compared to counter
- Directly drives multiplexed 7 segment common anode or common cathode LED displays
- On-board multiplex scan oscillator
- Schmitt trigger on count input
- TTL compatible BCD I/O port, carry/borrow, equal, and zero outputs
- Display blank control for lower power operation; quiescent power dissipation < 5mW
- All terminals fully protected against static discharge
- Single 5V supply operation

### DESCRIPTION

The ICM7217 and ICM7227 are four digit, presettable up/down counters, each with an onboard presettable register continuously compared to the counter. The ICM7217 versions are intended for use in hardwired applications where thumbwheel switches are used for loading data, and simple SPDT switches are used for chip control. The ICM7227 versions are for use in processor-based systems, where presetting and control functions are performed under processor control.

These circuits provide multiplexed 7 segment LED display outputs, with common anode or common cathode configurations available. Digit and segment drivers are provided to directly drive displays of up to .8" character height (common anode) at a 25% duty cycle. The frequency of the onboard multiplex oscillator may be controlled with a single capacitor, or the oscillator may be allowed to free run. Leading zeroes can be blanked. The data appearing at the 7 segment and BCD outputs is latched; the content of the counter is transferred into the latches under external control by means of the Store pin.


The ICM7217/7227 (common anode) and ICM7217A/7227A (common cathode) versions are decade counters, providing a maximum count of 9999, while the ICM7217B, 7227B (common anode) and ICM7217C/7227C (common cathode) are intended for timing purposes, providing a maximum count of 5959.

These circuits provide 3 main outputs; a CARRY/BORROW output, which allows for direct cascading of counters, a ZERO output, which indicates when the count is zero, and an EQUAL output, which indicates when the count is equal to the value contained in the register. Data is multiplexed to and from the device by means of a three-state BCD I/O port. The CARRY/BORROW, EQUAL, ZERO outputs, and the BCD port will each drive one standard TTL load.


To permit operation in noisy environments and to prevent multiple triggering with slowly changing inputs, the count input is provided with a Schmitt trigger.

Input frequency is guaranteed to 2 MHz, although the device will typically run with  $f_{in}$  as high as 5 MHz. Counting and comparing (EQUAL output) will typically run 750 kHz maximum.

### PIN CONFIGURATIONS (outline dwgs J1, P1)



### COMMON ANODE



### COMMON CATHODE

### ORDERING INFORMATION

Display Option	Count Option Max Count	28-LEAD Package	Order Part Number
Common Anode	Decade/9999	CERDIP	ICM7217IJI
Common Cathode	Decade/9999	PLASTIC	ICM7217AIP1
Common Anode	Timer/5959	CERDIP	ICM7217BIJI
Common Cathode	Timer/5959	PLASTIC	ICM7217CIP1
Common Anode	Decade/9999	CERDIP	ICM7227IJI
Common Cathode	Decade/9999	PLASTIC	ICM7227AIP1
Common Anode	Timer/5959	CERDIP	ICM7227BIJI
Common Cathode	Timer/5959	PLASTIC	ICM7227CIP1

## ABSOLUTE MAXIMUM RATINGS

Power Dissipation (common anode/CerDip) ..... 1W Note 1  
 Power Dissipation (common cathode/Plastic) ... 0.5W Note 1  
 Supply Voltage  $V^+ - V^-$  ..... 6V  
 Input Voltage  
 (any terminal) .....  $V^+ + 0.3V$ , Ground  $-0.3V$  Note 2  
 Operating temperature range .....  $-20^\circ\text{C}$  to  $+85^\circ\text{C}$   
 Storage temperature range .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. These are stress ratings only and functional operation of the devices at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may cause device failures.

## OPERATING CHARACTERISTICS

$V^+ = 5V \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , Test Circuit, Display Diode Drop 1.7V, unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply current (Lowest power mode)	$I^*$ (7217)	Display Off, LC, DC, UP/DN, ST, RS, BCD I/O Floating or at $V^+$ (Note 3)		350	500	$\mu\text{A}$
Supply current (Lowest power mode)	$I^*$ (7227)	Display off (Note 3)		300	500	$\mu\text{A}$
Supply current OPERATING	$I_{OP}$	Common Anode, Display On, all "8's"	175	200		$\text{mA}$
		Common Cathode, Display On, all "8's"	85	100		$\text{mA}$
Supply Voltage	$V^+$		4.5	5	5.5	V
Digit Driver output current	$I_{DIG}$	Common anode, $V_{OUT} = V^+ - 2.0V$	140	200		$\text{mA}$ peak
SEGment driver output current	$I_{SEG}$	Common anode, $V_{OUT} = +1.3V$	-25	-40		$\text{mA}$ peak
Digit Driver output current	$I_{DIG}$	Common cathode, $V_{OUT} = +1.3V$	-75	-100		$\text{mA}$ peak
SEGment driver output current	$I_{SEG}$	Common cathode $V_{OUT} = V^+ - 2V$	10	12.5		$\text{mA}$ peak
ST, RS, UP/DN input pullup current	$I_P$	$V_{OUT} = V^+ - 2V$ (See Note 3)	5	25		$\mu\text{A}$
3 level input impedance	$Z_{IN}$			100		$\text{k}\Omega$
BCD I/O input high voltage	$V_{BIH}$	ICM7217 common anode (Note 4) ( $V^+ = 5.0V$ )	1.3			V
		ICM7217 common cathode (Note 4)	$V^+ - 0.6$			V
		ICM7227 with 50pF effective load	3			V
BCD I/O input low voltage	$V_{BIL}$	ICM7217 common anode (Note 4) ( $V^+ = 5.0V$ )			0.8	V
		ICM7217 common cathode (Note 4)			$V^+ - 1.8$	V
		ICM7227 with 50pF effective load			1.5	V
BCD I/O input pullup current	$I_{BPU}$	ICM7217 common cathode $V_{IN} = V^+ - 2V$ (Note 3)	5	25		$\mu\text{A}$
BCD I/O input pulldown current	$I_{BPD}$	ICM7217 common anode $V_{IN} = +1.3V$ (Note 3)	5	25		$\mu\text{A}$
BCD I/O, CARRY/BORROW, ZERO, EQUAL Outputs output high current	$I_{BOH}$	$V_{OH} = V^+ - 1.5V$	100			$\mu\text{A}$
BCD I/O, CARRY/BORROW, ZERO, EQUAL Outputs output low current	$I_{BOL}$	$V_{OL} = +0.4V$	-2			$\text{mA}$
Count input frequency (Guaranteed)	$f_{in}$	$V^+ = 5V \pm 10\%$ , $-20^\circ\text{C} < T_A < +70^\circ\text{C}$	0	5	2	MHz
Count input threshold	$V_{TH}$	$V^+ = 5V$		2		V
Count input hysteresis	$V_{HYS}$	$V^+ = 5V$		0.5		V
Display scan oscillator frequency	$f_{ds}$	Free-running (SCAN terminal open circuit)		2.5		kHz
Operating Temperature Range	$T_A$	Industrial temperature range	-20		+85	$^\circ\text{C}$

**NOTE 1** These limits refer to the package and will not be obtained during normal operation.

**NOTE 2** Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than  $V^+$  or less than  $V^-$  may cause destructive device latchup. For this reason it is recommended that the power supply to the device be established before any inputs are applied and that in multiple systems the supply to the ICM7217/7227 be turned on first.

**NOTE 3** In the ICM7217 the UP/DOWN, STORE, RESET and the BCD I/O as inputs have pullup or pulldown devices which consume power when connected to the opposite supply. Under these conditions, with the display off, the device will consume typically 750  $\mu\text{A}$ . The ICM7227 devices do not have these pullups or pulldowns and thus are not subject to this condition.

**NOTE 4** These voltages are adjusted to allow the use of thumbwheel switches for the ICM7217 versions. Note that a positive level is taken as an input logic zero for ICM7217 common-cathode versions.




Figure 1: Test Circuits, showing the ICM7217 in the Common-Anode Version and the ICM7227 in the Common-Cathode Version




Figure 2: ICM7217 Functional Block Diagram






Figure 5: ICM7217/27 COUNT and Output Timing

SYMBOL	DESCRIPTION	MUX	TYP	MAX	UNITS
tUCs	UP/DOWN setup time (min)		300		
tUCb	UP/DOWN hold time (min)		0		
tCWh	COUNT pulse high (min)		100	250	ns
tCWL	COUNT pulse low (min)		100	250	
tCb	COUNT to CARRY/BORROW delay		750		
tBw	CARRY/BORROW pulse width		100		
tCEi	COUNT to EQUAL delay		500		
tCzi	COUNT to ZERO delay		300		

The Digit and SEGment drivers provide a decoded 7 segment display system, capable of directly driving common anode LED displays at typical peak currents of 40mA/seg. This corresponds to average currents of 10mA/seg at a 25% multiplex duty cycle. For the common cathode versions, peak segment currents are 12.5mA, corresponding to average segment currents of 3.1mA. Figure 4 shows the multiplex timing, while Figure 5 shows the Output Timing. Figures 6 through 9 show the output characteristics of the Digit and

SEGment drivers. The DISPLAY pin controls the display output using three level logic. The pin is self-biased to a voltage approximately  $1/2 (V^+)$ ; this corresponds to normal operation. When this pin is connected to  $V^+$ , the segments are inhibited, and when connected to  $V^-$ , the leading zero blanking feature is inhibited. For normal operation (display on with leading zero blanking) the pin may be left open. The display may be controlled with a 3 position SPDT switch; see Figure 1.




Figure 6: Typical  $I_{bg}$  vs.  $V^+ - V_{out}$ .  $4.5V \leq V^+ \leq 6.0V$




Figure 7: Typical  $I_{seg}$  vs.  $V_{out}$





Figure 8: Typical  $I_{digit}$  vs.  $V_{out}$





Figure 9: Typical  $I_{seg}$  vs.  $V^+ - V_{out}$ .  $4.5 \leq V^+ - V_{out} \leq 6.0V$

# ICM7217/7227



## CONTROL OF ICM7217 Multiplex SCAN Oscillator

The on-board multiplex scan oscillator has a nominal free-running frequency of 2.5kHz. This may be reduced by the addition of a single capacitor between the SCAN pin and the positive supply. Capacitor values and corresponding nominal oscillator frequencies, digit repetition rates, and loading times (for ICM7217 versions) are shown in Table 1 below.

The internal oscillator output has a duty cycle of approximately 25:1, providing a short pulse occurring at the oscillator frequency. This pulse clocks the four-state counter which provides the four multiplex phases. The short pulse width is used to delay the digit driver outputs, thereby providing inter-digit blanking which prevents ghosting. The digits are scanned from MSD (D4) to LSD (D1). See Figure 4 for the display digit multiplex timing.

Table 1: ICM7217 Multiplex Rate Control

Scan Capacitor	Nominal Oscillator Frequency	Digit Repetition Rate	Scan Cycle Time (4 digits)
None	2.5 kHz	625 Hz	1.6 ms
20 pF	1.25 kHz	300 Hz	3.2 ms
90 pF	600 Hz	150 Hz	8 ms

During load counter and load register operations, the multiplex oscillator is disconnected from the SCAN input and is allowed to free-run. In all other conditions, the oscillator may be directly overdriven to about 20kHz, however the internal oscillator signal will be of the same duty cycle and phase as the overdriving signal, and the digits are blanked during the time the external signal is at a positive level. To insure proper leading zero blanking, the interdigit blanking time should not be less than about 2 $\mu$ s. Overdriving the oscillator at less than 200Hz may cause display flickering.

The display brightness may be altered by varying the duty cycle. Figure 10 shows several variable-duty-cycle oscillators suitable for brightness control at the ICM7217 SCAN input. The inverters should be CMOS CD4000 series and the diodes may be any inexpensive device such as IN914.

6




Figure 10: Brightness Control Circuits

## Counting Control

As shown in Figure 5, the counter is incremented by the rising edge of the COUNT INPUT signal when UP/DOWN is high. It is decremented when UP/DOWN is low. A Schmitt trigger on the COUNT INPUT provides hysteresis to prevent double triggering on slow rising edges and permits operation in noisy environments. The COUNT INPUT is inhibited during reset and load counter operations.

The STORE pin controls the internal latches and consequently the signals appearing at the 7-segment and BCD outputs. Bringing the STORE pin low transfers the contents of the counter into the latches.

The counter is asynchronously reset to 0000 by bringing the RESET pin low. The circuit performs the reset operation by forcing the BCD input lines to zero, and "presetting" all four decades of counter in parallel. This affects register loading; if LOAD REGISTER is activated when the RESET input is low, the register will also be set to zero. The STORE, RESET and UP/DOWN pins are provided with pullup resistors of approximately 75k $\Omega$ .

## BCD I/O Pins

The BCD I/O port provides a means of transferring data to and from the device. The ICM7217 versions can multiplex data into the counter or register via thumbwheel switches, depending on inputs to the LOAD COUNTER or LOAD REGISTER pins; (see below). When functioning as outputs, the BCD I/O pins will drive one standard TTL load. Common anode versions have internal pull down resistors and common cathode versions have internal pull up resistors on the four BCD I/O lines as inputs.

## LOADING the COUNTER and REGISTER

The BCD I/O pins, the LOAD COUNTER (LC), and LOAD REGISTER (LR) pins combine to provide presetting and compare functions. LC and LR are three-level inputs, being self-biased at approximately 1/2 V<sup>+</sup> for normal operation. With both LC and LR open, the BCD I/O pins provide a multiplexed BCD output of the latch contents, scanned from MSD to LSD by the display multiplex.

When either the LOAD COUNTER (Pin 12) or LOAD REGISTER (Pin 11) is taken high, the drivers are turned off and the BCD pins become high-impedance inputs. When LC is connected to V<sup>+</sup>, the count input is inhibited and the levels at the BCD pins are multiplexed into the counter. When LR is connected to V<sup>+</sup>, the levels at the BCD pins are multiplexed into the register without disturbing the counter. When both are connected to V<sup>+</sup>, the count is inhibited and both register and counter will be loaded.

The LOAD COUNTER and LOAD REGISTER inputs are edge-triggered, and pulsing them high for 500ns at room temperature will initiate a full sequence of data entry cycle operations (see Figure 11). When the circuit recognizes that either or both of the LC or LR pins input is high, the multiplex oscillator and counter are reset (to D4). The internal oscillator is then disconnected from the SCAN pin and the preset circuitry is enabled. The oscillator starts and runs with a frequency determined by its internal capacitor, (which may vary from chip to chip). When the chip finishes a full 4 digit multiplex cycle (loading each digit from D4 to D3 to D2 to D1 in turn), it again samples the LOAD REGISTER and LOAD COUNTER inputs. If either or both is still high, it repeats the load cycle, if both are floating or low, the oscillator is reconnected to the SCAN pin and the chip returns to normal operation. Total load time is digit "on" time multiplied by 4. If the Digit outputs are used to strobe the BCD data into the BCD

# ICM7217/7227



I/O inputs, the input will be automatically synchronized to the appropriate digit (Figure 12). Input data must be valid at the trailing edge of the digit output.

When LR is connected to GROUND, the oscillator is inhibited, the BCD I/O pins go to the high impedance state, and the segment and digit drivers are turned off. This allows the display to be used for other purposes and minimizes power consumption. In this display off condition, the circuit will continue to count, and the CARRY/BORROW, EQUAL, ZERO, UP/DOWN, RESET and STORE functions operate as normal. When LC is connected to ground, the BCD I/O pins are forced to the high impedance state without disturbing the counter or register. See "Control Input Definitions" (Table 2) for a list of the pins that function as three-state self-biased inputs and their respective operations.

Note that the ICM7217 and 7217B have been designed to drive common anode displays. The BCD inputs are high true, as are the BCD outputs.

The ICM7217A and the 7217C are used to drive common cathode displays, and the BCD inputs are low true. BCD outputs are high true.

### Notes on Thumbwheel Switches & Multiplexing

The thumbwheel switches used with these circuits (both common anode and common cathode) are TRUE BCD coded; i.e. all switches open corresponds to 0000. Since the thumbwheel switches are connected in parallel, diodes must be provided to prevent crosstalk between digits. See Fig. 12. In order to maintain reasonable noise margins, these diodes should be specified with low forward voltage drops (1N914). Similarly, if the BCD outputs are to be used, resistors should be inserted in the Digit lines to avoid loading problems.


### Output and Input Restrictions

The CARRY/BORROW output is not valid during load counter and reset operations.


The EQUAL output is not valid during load counter or load register operations.

The ZERO output is not valid during a load counter operation.

The RESET input may be susceptible to noise if its input rise time (coming out of reset) is greater than about 500µs. This will present no problems when this input is driven by active devices (i.e., TTL or CMOS logic) but in hardwired systems adding virtually any capacitance to the RESET input can cause trouble. A simple circuit which provides a reliable power-up reset and a fast rise time on the RESET input is shown below.



When using the circuit as a programmable divider ( $\div$  by  $n$  with equal outputs) a short time delay (about 1µs) is needed from the EQUAL output to the RESET input to establish a pulse of adequate duration.



When the circuit is configured to reload the counter or register with a new value from the BCD lines (upon reaching EQUAL), loading time will be digit "on" time multiplied by four. If this load time is longer than one period of the input count, a count can be lost. Since the circuit will retain data in the register, the register need only be updated when a new value is to be entered. RESET will not clear the register.




Figure 11: ICM7217 BCD I/O and LOADING TIMING

**Note:** If the BCD pins are to be used for outputs a 10kΩ resistor should be placed in series with each digit line to avoid loading problems through the switches.




Figure 12: Thumbwheel switch/diode connections

Table 2: Control Input Definitions ICM7217

INPUT	TERMINAL	VOLTAGE	FUNCTION
STORE	9	V <sup>+</sup> (or floating) Ground	Output latches not updated Output latches updated
UP/DOWN	10	V <sup>+</sup> (or floating) Ground	Counter counts up Counter counts down
RESET	14	V <sup>+</sup> (or floating) Ground	Normal Operation Counter Reset
LOAD COUNTER/ I/O OFF	12	Unconnected V <sup>+</sup> Ground	Normal operation Counter loaded with BCD data BCD port forced to Hi Z condition
LOAD REGISTER/ OFF	11	Unconnected V <sup>+</sup> Ground	Normal operation Register loaded with BCD data Display drivers disabled; BCD port forced to Hi Z condition, mpx counter reset to D4; mpx oscillator inhibited
DISPLAY CONTROL (DC)	23 Common Anode 20 Common Cathode	Unconnected V <sup>+</sup> Ground	Normal operation Segment drivers disabled Leading zero blanking inhibited

Table 3: Control Input Definitions ICM7227

INPUT		TERMINAL	VOLTAGE	FUNCTION
DATA TRANSFER		13	V <sup>+</sup> Ground	Normal Operation Causes transfer of data as directed by select code
Control Word Port	STORE	9	V <sup>+</sup> (During CWS Pulse) Ground	Output latches updated Output latches not updated
	UP/DOWN	10	V <sup>+</sup> (During CWS Pulse) Ground	Counter counts up Counter counts down
	Select Code Bit 1 (SC1) Select Code Bit 2 (SC2)	11 12	V <sup>+</sup> = "1" Ground = "0"	SC1, SC2 control:— 00 Change store and up/down latches. No data transfer. 01 Output latch data active 10 Counter to be preset 11 Register to be preset
Control Word Strobe (CWS)		14	V <sup>+</sup> Ground	Normal operation Causes control word to be written into control latches
DISPLAY CONTROL (DC)		23 Common Anode 20 Common Cathode	Unconnected V <sup>+</sup> Ground	Normal operation Display drivers disabled Leading zero blanking inhibited






Figure 13: ICM7227 I/O Timing (see Table 4)

**CONTROL OF ICM7227 VERSIONS**

The ICM7227 series has been designed to permit micro-processor control of the inputs. BCD inputs and outputs are active high.

In these versions, the STORE, UP/DOWN, SC1 and SC2 (Select Code bits 1 and 2) pins form a four-bit control word input. A negative-going pulse on the CWS (Control Word Strobe) pin writes the data on these pins into four internal control latches, and resets the multiplex counter in preparation for sequencing a data transfer operation. The select code 00 is reserved for changing the state of the Store and/or Up/Down latches without initiating a data transfer. Writing a one into the Store latch sets the latch and causes the data in the counter to be transferred into the output latches, while writing a zero resets the latches causing them to retain data and not be updated. Similarly, writing a one into the Up/Down latch causes the counter to count up and writing a zero causes the counter to count down. The state of the Store and Up/Down latches may also be changed with a non-zero select code.

Writing a nonzero select code initiates a **data transfer** operation. Writing select code of 01 (SC1, SC2) indicates that the data in the output latches will be active and enables the BCD I/O port to output the data. Writing a select code of 11 indicates that the register will be preset, and a 10 indicates that the counter will be preset.

When a nonzero select code is read, the clock of the four-state multiplex counter is switched to the DATA TRANSFER pin. Negative-going pulses at this pin then sequence a digit-by-digit data transfer, either outputting data or presetting the counter or register as determined by the select code. The output drivers of the BCD I/O port will be enabled only while DT is low during a data transfer initiated with a 01 select code. The sequence of digits will be D4-D3-D2-D1, i.e. when outputting, the data from D4 will be valid during the first DT pulse, then D3 will be valid during the second pulse, etc. When presetting, the data for D4 must be valid at the positive-going transition (trailing edge) of the first DT pulse, the data for D3 must be valid during the second DT pulse, etc.

At the end of a **data transfer** operation, on the positive going transition of the fourth DT pulse, the SC1 and SC2 control latches will automatically reset, terminating the data transfer and reconnecting the multiplex counter clock to the oscillator. In the ICM7227 versions, the multiplex oscillator is always free-running, except during a **data transfer** operation when it is disabled.

Fig. 13 shows the timing of data transfers initiated with a 11 select code (writing into the register) and a 01 select code (reading out of the output latches). Typical times during which data must be valid at the control word and BCD I/O ports are indicated in Table 4.

Table 4: ICM7227 I/O Timing Requirements

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
tCWS	Control Word Strobe Width (min)		275		ns
tICs	Internal Control Set-up (min)		2.5	3	µs
tDTw	DATA TRANSFER pulse width (min)		300		ns
tSCs	Control to Strobe setup (min)		300		ns
tSCh	Control to Strobe hold (min)		300		ns
tIDa	Input Data setup (min)		300		ns
tIDh	Input Data hold (min)		300		ns
tDacc	Output Data access		300		ns
tDTr	Output Transfer to Data float		300		ns

## APPLICATIONS

### FIXED DECIMAL POINT

In the common anode versions, a fixed decimal point may be activated by connecting the D.P. segment lead from the appropriate digit (with separate digit displays) through a 39Ω series resistor to Ground. With common cathode devices, the D.P. segment lead should be connected through a 75Ω series resistor to V<sup>+</sup>.

To force the device to display leading zeroes after a fixed decimal point, use a bipolar transistor and base resistor in a configuration like that shown below with the resistor connected to the digit output driving the D.P. for left hand D.P. displays, and to the next least significant digit output for right hand D.P. display. See Figure 9 for a similarly operating multi-digit connection.




Figure 14: Forcing Leading Zero Display

### DRIVING LARGER DISPLAYS

For displays requiring more current than the ICL7217/7227 can provide, the circuits of Figure 15 can be used.




Figure 15: Driving High Current Displays

## LCD DISPLAY INTERFACE (Figure 16)

The low-power operation of the ICM7217 makes an LCD interface desirable. The Intersil ICM7211 4 digit BCD to LCD display driver easily interfaces to the ICM7217. Total system power consumption is less than 5mW. System timing margins can be improved by using capacitance to ground to slow down the BCD lines. A similar circuit can be used to drive Vacuum Fluorescent displays, with the ICM7235.

The 10–20kΩ resistors on the switch BCD lines serve to isolate the switches during BCD output.

6




Figure 16: LCD Display Interface (with Thumbwheel Switches)

# ICM7217/7227

## UNIT COUNTER WITH BCD OUTPUT (Figure 17)

The simplest application of the ICM7217 is a 4 digit unit counter. All that is required is an ICM7217, a power supply and a 4 digit display. Add a momentary switch for reset, an SPDT center-off switch to blank the display or view leading zeroes, and one more SPDT switch for up/down control. Using an ICM7217A and a common-cathode calculator-type display, results in the least expensive digital counter/display system available.





Figure 17: Unit Counter

## INEXPENSIVE FREQUENCY COUNTER/TACHOMETER (Figure 18)

This circuit uses the low power ICM7555 (CMOS 555) to generate the gating, STORE and RESET signals. To provide the gating signal, the timer is configured as an astable multivibrator, using RA, RB and C to provide an output that is positive for approximately one second and negative for approximately

300-500μs. The positive waveform time is given by  $t_{wp} = 0.693 (RA + RB) / C$  while the negative waveform is given by  $t_{wn} = 0.693 RB / C$ . The system is calibrated by using a 5MΩ potentiometer for RA as a "coarse" control and a 1k potentiometer for RB as a "fine" control. CD40106B's are used as a monostable multivibrator and reset time delay.



INVERTERS: CD40106B  
NANDS: CD4011B




Figure 18: Inexpensive Frequency Counter

# ICM7217/7227



## TAPE RECORDER POSITION INDICATOR/CONTROLLER (Figure 19)

This circuit shows an application which uses the up/down counting feature of the ICM7217 to keep track of tape position. This circuit is representative of the many applications of up/down counting in monitoring dimensional position. For example, an ICM7227 as a peripheral to a processor can monitor the position of a lathe bed or digitizing head, transfer the data to the processor, drive interrupts to the processor using the EQUAL or ZERO outputs, and serve as a numerical display for the processor.

In the tape recorder application, the LOAD REGISTER, EQUAL and ZERO outputs are used to control the recorder. To make the recorder stop at a particular point on the tape,

the register can be set with the stop point and the EQUAL output used to stop the recorder either on fast forward, play or rewind.

To make the recorder stop before the tape comes free of the reel on rewind, a leader should be used. Resetting the counter at the starting point of the tape, a few feet from the end of the leader, allows the ZERO output to be used to stop the recorder on rewind, leaving the leader on the reel.

The 1MΩ resistor and .0047 μF capacitor on the COUNT INPUT provide a time constant of about 5ms to debounce the reel switch. The Schmitt trigger on the COUNT INPUT of the ICM7217 squares up the signal before applying it to the counter. This technique may be used to debounce switch-closure inputs in other applications.




Figure 19: Recorder Indicator

# 6

## PRECISION ELAPSED TIME/COUNTDOWN TIMER (Figure 20)

This circuit uses an ICM7213 precision one minute/one second timebase generator using a 4.1943 MHz crystal for generating pulses counted by an ICM7217B. The thumbwheel switches allow a starting time to be entered into the counter for a preset-countdown type timer, and allow the register to be set for compare functions. For instance, to make a 24-hour clock with BCD output the register can be preset with 2400 and the EQUAL output used to reset the counter. Note the 10k resistor connected between the LOAD

COUNTER terminal and Ground. This resistor pulls the LOAD COUNTER input low when not loading, thereby inhibiting the BCD output drivers. This resistor should be eliminated and SW4 replaced with an SPDT center-off switch if the BCD outputs are to be used. This technique may be used on any 3-level input. The 100k pullup resistor on the count input is used to ensure proper logic voltage swing from the ICM7213. For a less expensive (and less accurate) timebase, an ICM7555 timer may be used in a configuration like that shown in Figure 18 to generate a 1Hz reference.




Figure 20: Precision Timer

# ICM7217 / 7227



## MICROPROCESSOR INTERFACE-ICM7227 (Figure 21)




Figure 21: IM6100

This circuit shows the hardware necessary to interface the ICM7227 to an Intersil IM6100 CMOS microprocessor. Using an IM6101 Parallel Interface Element (PIE) allows the addition of one or more ICM7227 devices as generalized peripherals to any IM6100 system, using a minimum of external components.

A similar configuration may be used with the MC6800 using the corresponding PIE, while an 8255 can be used to interface 8080 based systems.

The ICM7227 can perform many "accessory" functions that are inefficient or impossible for the processor to perform. For example, by adding a timebase such as an ICM7213, and using an ICM7227C or D, an inexpensive real-time clock/display, directly accessible by the processor, can be constructed.

# ICM7217 / 7227



## 8-DIGIT UP/DOWN COUNTER (Figure 22)

This circuit shows how to cascade counters and retain correct leading zero blanking. The NAND gate detects whether a digit is active since one of the two segments  $\bar{a}$  or  $\bar{b}$  is active on any unblanked number. The flip flop is clocked by the least significant digit of the high order counter, and if this digit is not blanked, the Q output of the flip flop goes high and turns on the NPN transistor, thereby inhibiting leading zero blanking on the low order counter.

It is possible to use separate thumbwheel switches for presetting, but since the devices load data with the oscillator free-running, the multiplexing of the two devices is difficult to synchronize. This presents no problems with the ICM7227 devices, since the two devices are operated as peripherals to a processor.




Figure 22: 8 Digit Up/Down Counter

6






Figure 23: Precision Frequency Counter (~1MHz Maximum)



## CHIP TOPOGRAPHY



ICM7217/B (ICM7227/B)



ICM7217A/C (ICM7227A/C)

6