Automotive NJW4750-T1 Quad Channel Combination Regulator

FEATURES

- AEC-Q100 Grade1
- Operating temperature range -40 to 125°C
- Including four regulators;
 - Ch.1: Wide input range 1.2A buck converter.
 - Ch.2: Low voltage 0.6A synchronous buck converter.
 - Ch.3: Selectable regulator.

Low voltage 0.6A synchronous buck converter

/ Low voltage 0.3A LDO

Ch.4: Low voltage 0.3A LDO

e.g.) Ta=85 °C, fosc=2MHz

DC-DC Ch.1: $12V \rightarrow 3.3V/1000mA$

(Included supply for Ch.2, 3, 4)

Ch.2: 3.3V → 1.8V/500mA

Ch.3: $3.3V \rightarrow 1.2V/500mA$

LDO Ch.4: $3.3V \rightarrow 2.8V/200mA$

Wide operating input voltage range

3.9V(UVLO ON: 3.35V) to 40V (Ch.1)

2.4V to 5.5V (Ch.2, Ch.3, Ch.4)

- Free power-on sequence
 - Individual Power-Good Function

(High precision -7%, + 15%)

- Individual Standby Function
- Protection function
 - UVLO (Under Voltage Lockout)
 - Over current protection function for more safety operation

(Hiccup or Latch)

- Thermal shutdown
- Oscillating frequency
 280kHz to 2.4MHz
- External clock synchronization
- Anti-phase operation between Ch.1 and Ch.2 / 3
- Current mode control buck converters
- Built-in compensation circuit
- Soft start function

TARGET APPLICATION

- Camera Module
- Photoelectric sensor
- Small Application and other

GENERAL DESCRIPTION

The NJW4750 is quad channel combination regulator including one wide input range buck converter and three secondary synchronous buck converter / LDO.

Ch.3 can be selectable to the synchronous buck converter mode or LDO mode. Therefore, the NJW4750 expands the choices when building power supply block suitable for various applications.

The NJW4750 is operated anti-phase operation between Ch.1 and Ch.2 / 3 in order to reduce EMI noise.


Every regulator has individual enable pin and powergood pin. Therefore, flexible power-on sequence configuration is available.

The NJW4750 has two types of over-current protection according to application demand.

Furthermore, it adopts a new overcurrent detection method which is more safety and contributes to miniaturization of the inductor.

Small package: 3.4mm × 2.6mm QFN is adopted suitable for small application such as camera module.


EQFN26-HH




3.4mm x 2.6mm




APPLICATION



BLOCKDIAGRAM




■ PIN CONFIGURATION



PIN NO.	SYMBOL	DESCRIPTION	PIN NO.	SYMBOL	DESCRIPTION
1	GND	Ground	14	GND	Ground
2	EN3	Ch.3 Enable input	15	SW1	Ch.1 Output
3	FB3	Ch.3 Voltage feedback input	16	EN4	Ch.4 Enable input
4	NC	NC	17	LDOVOUT	Ch.4 Output
5	FB2	Ch.2 Voltage feedback input	18	FB4	Ch.4 Voltage feedback input
6	EN2	Ch.2 Enable input	19	LDOVIN	Ch.4 Power supply input
7	RT	Oscillation frequency setting	20	PG4	Ch.4 Power-good output
8	GND	Ground	21	GND	Ground
9	PG1	Ch.1 Power-good output	22	SW2	Ch.2 Output
10	MODE	Ch.3 Mode select / OCP setting	23	PG2	Ch.2 Power-good output
11	FB1	Ch.1 Voltage feedback input	24	VIN2	Ch.2, Ch.3 Power supply input
12	EN1/SYNC	Ch.1 Enable input /External CLK input	25	PG3	Ch.3 Power-good output
13	VIN1	Ch.1 Power supply input	26	SW3	Ch.3 Output

■ PRODUCT NAME INFORMATION



■ ORDERING INFORMATION

PRODUCT NAME	PACKAGE	RoHS	HALOGEN FREE	TERMINAL FINISH	MARKING	WEIGHT (mg)	QUANTITY PER REEL (pcs)
NJW4750MHH-T1(TE1)	EQFN26-HH	yes	yes	Sn2Bi	4750T	18	1500



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAXIMUM RATING	UNIT
Supply Voltage	V _{VIN1}	-0.3 to +45	V
Supply Voltage	V _{VIN2} , V _{LDOVIN}	-0.3 to +7	V
Voltage between pins VIN1 - SW1	Vvin1-sw1	+45	V
SW2/SW3 pin Voltage	Vsw2 Vsw3	+7	V
EN/SYNC pin Voltage	V _{EN1/SYNC}	-0.3 to +45	V
EN nin Voltage	V _{EN2} , V _{EN3}	-0.3 to +7	V
EN pin Voltage	V _{EN4}	-0.3 to +45	V
FB pin Voltage	V _{FB1} , V _{FB2} , V _{FB3} , V _{FB4}	-0.3 to +7	V
PG pin Voltage	V _{PG1} , V _{PG2} , V _{PG3} , V _{PG4}	-0.3 to +7	V
Power Dissipation(Ta=25°C)	P _D	EQFN26-HH 850 (1) 2500 (2)	mW
Junction Temperature	Tj	-40 to +150	°C
Operating Temperature	Topr	-40 to +125	°C
Storage Temperature	T _{stg}	-50 to +150	°C

^{(1):} Mounted on glass epoxy board.

(101.5×114.5×1.6mm:based on EIA/JEDEC standard,2layers, with Exposed Pad)

(101.5×114.5×1.6mm:based on EIA/JEDEC standard,4layers, with Exposed Pad)
(For 4Layers: Applying 99.5×99.5mm inner Cu area and a thermal via holes to a board based on JEDEC standard JESD51-5)

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{VIN1}	3.9 to 40	V
Supply Voltage	V _{VIN2} , V _{LDOVIN}	2.4 to 5.5	V
EN/SYNC pin Voltage	V _{EN1/SYNC}	0 to 40	V
EN pin Voltage	V _{EN2} , V _{EN3} , V _{EN4}	0 to 5.5	V
PG pin Voltage	V _{PG1} , V _{PG2} , V _{PG3} , V _{PG4}	0 to 5.5	V
Timing Resistor	R⊤	1.8 to 27	kΩ
Oscillating Frequency	fosc	280 to 2400	kHz
External Clock Input	fsync	fosc×0.9 to fosc×1.7 Upper limit 2800kHz	kHz



^{(2):} Mounted on glass epoxy board.

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V_{VIN1}=V_{EN1/SYNC}=12V$, $R_T=6.8k\Omega$, $Ta=25^{\circ}C$)

Ch.1 (Wide input range buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Under Voltage Lock Out Circ	cuit Block					
		$V_{VIN1}=L \rightarrow H$	3.60	3.75	3.90	
ON Threshold Voltage	V _{T_ON1}	$V_{VIN1}=L \rightarrow H$ $Ta=-40^{\circ}C \text{ to } +125^{\circ}C$	3.60	_	3.90	V
		$V_{VIN1}=H \rightarrow L$	3.05	3.20	3.35	
OFF Threshold Voltage	VT_OFF1	$V_{VIN1}=H \rightarrow L$ Ta=-40°C to +125°C	3.05	-	3.35	V
Hysteresis Voltage	V _{HYS1}		500	550	_	mV
Soft Start Block						
		V _{FB1} =0.75V	1.0	2.5	4.0	
Soft Start Time	t _{SS1}	V _{FB1} =0.75V Ta=-40°C to +125°C	0.5	_	4.5	ms
Oscillator Block						
		R _T =27kΩ	250	280	310	
Oscillating Frequency 1	f _{OSC11}	R_T =27k Ω Ta=-40°C to +125°C	250	_	310	kHz
		R _T =6.8kΩ	900	1000	1100	
Oscillating Frequency 2	fosc ₁₂	R _T =6.8kΩ Ta=-40°C to +125°C	900	_	1100	kHz
		R _T =1.8kΩ	2200	2400	2600	
Oscillating Frequency 3	fosc ₁₃	$R_T=1.8k\Omega$ Ta=-40°C to +125°C	2200	-	2600	kHz
Error Amplifier Block						
Peteronee Veltere	VI		-1.0%	8.0	+1.0%	V
Reference Voltage	V _{B1}	Ta=-40°C to +125°C	-2.0%	_	+2.0%	V
Input Bias Current	I _{B1}		-0.1	_	0.1	^
Input Dias Culterit	IB1	Ta=-40°C to +125°C	-0.1	_	0.1	μΑ

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1}=V_{EN1/SYNC}=12V, R_T=6.8kΩ, Ta=25°C)

Ch.1 (Wide input range buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
PWM Comparator Block						
		V _{FB1} =0.7V	100	_	_	
Maximum Duty Cycle	MaxDuty1	V _{FB1} =0.7V Ta=-40°C to +125°C	100	_	_	%
Minimum OFF Time	toff1-min		_	55	_	ns
Minimum ON Time	t _{ON1-min}		_	60	_	ns
Over Current Protection Cir	cuit Block					
Cool Down Time	tcool1	R _{MODE} =36kΩ or 10 kΩ	_	75	_	ms
Output Block						
Output ON Resistance	R _{ON1}	Isw1=0.8A	_	0.5	0.8	Ω
Switching Current Limit	I _{LIM1}		1.4	1.7	2.0	Α
Switching Leak Current	ILEAK1	V _{EN1/SYNC} =0V, V _{VIN1} =40V V _{SW1} =0V Ta=-40°C to +125°C	_	_	4	μА
Enable Control / Sync Block	(EN1/SYNC)					
		$V_{\text{EN1/SYNC}}=L \rightarrow H$	1.6	_	40.0	
High Input Voltage	VTHH_EN1/SYNC	$V_{\text{EN1/SYNC}} = L \rightarrow H$ $Ta = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.6	_	40.0	V
		$V_{\text{EN1/SYNC}}=H \rightarrow L$	0	_	0.4	
Low Input Voltage	VTHL_EN1/SYNC	$V_{\text{EN1/SYNC}} = H \rightarrow L$ $Ta = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0	_	0.4	V
		VEN1/SYNC=5V	_	1	3	
Input Bias Current	len1/sync	V _{EN1/SYNC} =5V Ta=-40°C to +125°C	-	_	5	μА

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V_{VIN1}=V_{EN1/SYNC}=12V$, $R_T=6.8k\Omega$, $Ta=25^{\circ}C$)

Ch.1 (Wide input range buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Power Good Block(PG1)							
High Level Detection	V	Rising	0.836	_	0.924	\/	
Reference Voltage	V_{THH_PG1}	Rising, Ta=-40°C to +125°C	0.836	_	0.924	V	
Low Level Detection	\/	Rising	0.745	_	0.775	\/	
Reference Voltage	V_{THL_PG1}	Rising, Ta=-40°C to +125°C	0.745	_	0.775	V	
Hysteresis Voltage	V _{HYS_PG1}		_	16	-	mV	
Power Good ON Resistance	R _{ON_PG1}	I _{PG1} =10mA	_	100	_	Ω	
		V _{PG1} =5.5V	-	_	0.1		
Leak Current at OFF State	ILEAK_PG1	V _{PG1} =5.5V			0.1	μΑ	
		Ta=-40°C to +125°C	_	_	0.1		



■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN2} =3.3V, R_T =6.8k Ω , Ta=25°C)

Ch.2 (Low voltage synchronous buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Under Voltage Lock Out Circ	cuit Block					
		$V_{VIN2}=L \rightarrow H$	2.10	2.25	2.40	
ON Threshold Voltage	V _{T_ON2}	$V_{VIN2}=L \rightarrow H$	2.10		2.40	V
		Ta=-40°C to +125°C	2.10		2.40	
		$V_{VIN2}=H \rightarrow L$	2.00	2.15	2.30	
OFF Threshold Voltage	V _{T_OFF2}	$V_{VIN2}=H \rightarrow L$	2.00	_	2.30	V
		Ta=-40°C to +125°C	2.00	_	2.50	
Hysteresis Voltage	V _{HYS2}		50	100	_	mV
Soft Start Block						
		V _{FB2} =0.75V	1.0	2.5	4.0	
Soft Start Time	t _{SS2}	V _{FB2} =0.75V	0.5	_	4.5	ms
		Ta=-40°C to +125°C	0.5	ı	4.5	
Oscillator Block						
		R _T =27kΩ	250	280	310	
Oscillating Frequency 1	fosc21	R _T =27kΩ	250		240	kHz
		Ta=-40°C to +125°C	250	_	310	
		R _T =6.8kΩ	900	1000	1100	
Oscillating Frequency 2	fosc22	R _T =6.8kΩ	900		1100	kHz
		Ta=-40°C to +125°C	900	1	1100	
		R _T =1.8kΩ	2200	2400	2600	
Oscillating Frequency 3	f _{OSC23}	R _T =1.8kΩ	2200		2600	kHz
		Ta=-40°C to +125°C	2200	_	2000	<u> </u>
Error Amplifier Block						
Defenses Valtana	M		-1.0%	0.8	+1.0%	
Reference Voltage	V _{B2}	Ta=-40°C to +125°C	-2.0%	1	+2.0%	V
Input Rice Current	I		-0.1	_	0.1	,.Λ
Input Bias Current	l _{B2}	Ta=-40°C to +125°C	-0.1	_	0.1	μA

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN2} =3.3V, R_{T} =6.8k Ω , Ta=25°C)

Ch.2 (Low voltage synchronous buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
PWM Comparator Block						
		V _{FB2} =0.7V	100	_	_	
Maximum Duty Cycle	M _{AX} D _{UTY2}	V _{FB2} =0.7V Ta=-40°C to +125°C	100	_	_	%
Minimum OFF Time	toff2-min		_	55	_	ns
Minimum ON Time	t _{ON2-min}		_	80	_	ns
Over Current Protection Circu	it Block					
Cool Down Time	tcool2	R_{MODE} =36 $k\Omega$ or 10 $k\Omega$	_	75	_	ms
Output Block						
Pch Output ON Resistance	R _{ONP2}	Isw2SOURCE=0.5A	_	0.5	8.0	Ω
Nch Output ON Resistance	R _{ONN2}	Isw2SINK=0.5A	_	0.3	0.5	Ω
Switching Current Limit	I _{LIM2}		0.7	1.0	1.3	Α
Switching Leak Current	I _{LEAK2}	$V_{EN2}=0V$, $V_{VIN2}=5.5V$ $V_{SW2}=0V$ $Ta=-40^{\circ}C$ to $+125^{\circ}C$	_	_	4	μА
Enable Control Block (EN2)						
		$V_{EN2}=L \rightarrow H$	1.0	_	5.5	
High Input Voltage	V _{THH_EN2}	$V_{EN2}=L \rightarrow H$ $Ta=-40^{\circ}C$ to +125°C	1.0	-	5.5	V
		$V_{EN2}=H \rightarrow L$	0	_	0.4	
Low Input Voltage	V _{THL_EN2}	$V_{EN2}=H \rightarrow L$ $Ta=-40^{\circ}C$ to +125°C	0	_	0.4	V
		V _{EN2} =3.3V	_	7	14	
Input Bias Current	I _{EN2}	V _{EN2} =3.3V Ta=-40°C to +125°C	_	_	14	μА

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN2} =3.3V, R_T =6.8k Ω , Ta=25°C)

Ch.2 (Low voltage synchronous buck converter)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Power Good Block (PG2)							
High Level Detection	V	Rising	0.836	_	0.924	V	
Reference Voltage	V_{THH_PG2}	Rising, Ta=-40°C to +125°C	0.836	-	0.924	V	
Low Level Detection	\/ 	Rising	0.745	_	0.775	V	
Reference Voltage	V _{THL_PG2}	Rising, Ta=-40°C to +125°C	0.745	_	0.775	V	
Hysteresis Voltage	VHYS_PG2		_	16	_	mV	
Power Good ON Resistance	R _{ON_PG2}	I _{PG2} =10mA	_	100	_	Ω	
		V _{PG2} =5.5V	_	_	0.1		
_eak Current at OFF State	I _{LEAK_PG2}	V _{PG2} =5.5V			0.4	μΑ	
		Ta=-40°C to +125°C	_	_	0.1		

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_VIN1=12V, V_VIN2=VEN3=3.3V, R_T=6.8k Ω , Ta=25°C)

Ch.3 (Selectable regulator: SW Reg. MODE and LDO MODE can share the same table.)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Enable Control Block(EN3)						
		$V_{EN3}=L \rightarrow H$	1.0	-	5.5	
High Input Voltage	V _{THH_EN3}	$V_{EN3}=L \rightarrow H$ $Ta=-40^{\circ}C$ to +125°C	1.0	_	5.5	5.5 V
		$V_{EN3}=H \rightarrow L$	0	1	0.4	
Low Input Voltage	V _{THL_EN3}	$V_{EN3}=H \rightarrow L$ $Ta=-40^{\circ}C$ to +125°C	0	-	0.4	V
		V _{EN3} =3.3V	_	7	14	
nput Bias Current	l _{EN3}	V _{EN3} =3.3V Ta=-40°C to +125°C	_	I	14	μА
Power Good Block (PG3)						
High Level Detection	\/	Rising	0.836	_	0.924	V
Reference Voltage	V _{THH_PG3}	Rising, Ta=-40°C to +125°C	0.836	_	0.924	V
Low Level Detection	\/	Rising	0.745	-	0.775	V
Reference Voltage	V _{THL_PG3}	Rising, Ta=-40°C to +125°C	0.745	ı	0.775	٧
Hysteresis Voltage	V _{HYS_PG3}		_	16	_	mV
Power Good ON Resistance	R _{ON_PG3}	I _{PG3} =10mA	_	100	_	Ω
		V _{PG3} =5.5V	_	ı	0.1	
Leak Current at OFF State	ILEAK_PG3	V _{PG3} =5.5V Ta=-40°C to +125°C	_	-	0.1	μА

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN3} =3.3V, R_T =6.8k Ω , R_{MODE} = 82k Ω or 36k Ω , Ta=25°C)

Ch.3 (Selectable regulator: SW Reg. MODE)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Under Voltage Lock Out Cir	cuit Block					
		$V_{VIN2}=L \rightarrow H$	2.10	2.25	2.40	
ON Threshold Voltage	V _{T_ON3}	$V_{VIN2}=L \rightarrow H$	2.10		2.40	V
		Ta=-40°C to +125°C	2.10	-	2.40	
		$V_{VIN2}=H \rightarrow L$	2.00	2.15	2.30	
OFF Threshold Voltage	V _{T_OFF3}	$V_{VIN2}=H \rightarrow L$	2.00	_	2.30	V
		Ta=-40°C to +125°C	2.00		2.50	
Hysteresis Voltage	V _{HYS3}		50	100	_	mV
Soft Start Block						
Soft Start Time		V _{FB3} =0.75V	1.0	2.5	4.0	
	t _{SS3}	V _{FB3} =0.75V	0.5		15	ms
		Ta=-40°C to +125°C	0.5	ı	4.5	
Oscillator Block						
		R _T =27kΩ	250	280	310	
scillating Frequency 1	fosc31	R _T =27kΩ	250	_	310	kHz
		Ta=-40°C to +125°C	250		310	
		R _T =6.8kΩ	900	1000	1100	
Oscillating Frequency 2	fosc32	R _T =6.8kΩ	900	_	1100	kHz
		Ta=-40°C to +125°C				
		R _T =1.8kΩ	2200	2400	2600	
Oscillating Frequency 3	fosc33	R _T =1.8kΩ	2200	_	2600	kHz
		Ta=-40°C to +125°C				
Error Amplifier Block						
Deference Voltage	V-		-1.0%	8.0	+1.0%	\/
Reference Voltage	V _{B3}	Ta=-40°C to +125°C	-2.0%	_	+2.0%	V
Input Bias Current	las		-0.1	_	0.1	μА
input bias Guitetit	Current I _{B3}	Ta=-40°C to +125°C	-0.1	_	0.1	

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN3} =3.3V, R_T =6.8k Ω , R_{MODE} = 82k Ω or 36k Ω , Ta=25°C)

Ch.3 (Selectable regulator: SW Reg. MODE)

2n.3 (Selectable regulator: SV	v keg. wode)					
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
PWM Comparator Block						
		V _{FB3} =0.7V	100	_	_	
Maximum Duty Cycle	M _{AX} D _{UTY3}	V _{FB3} =0.7V Ta=-40°C to +125°C	+125°C	-	_	%
Minimum OFF Time	toff3-min		-	55	_	ns
Minimum ON Time	t _{ON3-min}		_	80	_	ns
Over Current Protection Circu	it Block					
Cool Down Time	tcool3	$R_{MODE}=36k\Omega$	_	75	_	ms
Output Block						
Pch Output ON Resistance	R _{ONP3}	Iswssource=0.5A	-	0.5	0.8	Ω
Nch Output ON Resistance	R _{ONN3}	Iswasink=0.5A	_	0.3	0.5	Ω
Switching Current Limit	I _{LIM3}		0.7	1.0	1.3	Α
Switching Leak Current	ILEAK3	V _{EN3} =0V, V _{VIN2} =5.5V V _{SW3} =0V Ta=-40°C to +125°C	_	_	4	μΑ

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{VIN2} = V_{EN3} =3.3V, R_{T} =6.8k Ω , R_{MODE} = OPEN or 10k Ω , Ta=25°C)

Ch.3 (Selectable regulator: LDO MODE)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Error Amplifier Block						
Deference Veltore	W		-1.0%	1.0% 0.8 +1.0%	M	
Reference Voltage	V _{B3}	Ta=-40°C to +125°C -:	-2.0%	_	+2.0%	V
		V _{ОUТ3} ×0.9	300	600	_	
Output Current	Іоитз	V _{OUT3} ×0.9	200			mA
		Ta=-40°C to +125°C	300	_	_	
Load Regulation	ДVолтз	I _{OUT3} =1mA to 200mA	_	0.003	0.009	%/mA
	/lout3	Iout3=1mA to 200mA			0.020	
	710013	Ta=-40°C to +125°C	_			
Ripple Rejection	RR3	ein=50mVrms, f=1kHz		40	_	dB
Ripple Rejection	KKS	Vouтз=2.5V, Iouтз=150mA	_			
Dropout Voltage		I _{ОUТ3} =200mA	_	0.2	0.3	
	∠V _{IO3}	louт3=200mA			0.4	V
		Ta=-40°C to +125°C	_	_		
Average Temperature	Д Vо∪тз	I _{оитз} =150mA		±50	_	ppm/°C
Coefficient of Output	/Ta	Ta=-20°C to +75°C	_			
Voltage	/1a	14-20 0 10 7/3 0				

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{VIN1} =12V, V_{LDOVIN} = V_{EN4} =3.3V, R_T =6.8k Ω , Ta=25°C)

Ch.4 (Low voltage LDO)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Error Amplifier Block							
Reference Voltage	1/		-1.0%	0.8	+1.0%	\ /	
	V_{B4}	Ta=-40°C to +125°C	-2.0%	_	+2.0%	V	
		V _О UТ4 × 0.9	300	600	_		
Output Current	louт4 Vouт4×0.9 Та=-40°С to +125°С	V _{OUT4} ×0.9	200			mA	
		300	_	_			
	∠Vout4	I _{OUT4} =1mA to 200mA	_	0.003	0.009		
Load Regulation	∠JVOUT4 /I _{OUT4}	IOUT4=1mA to 200mA			0.020	%/mA	
	710014	Ta=-40°C to +125°C	_	-	0.020		
Ripple Rejection	RR4	ein=50mVrms, f=1kHz		40		٩D	
Nipple Nejection	NN4	Vout4=2.5V, Iout4=150mA	_	40	_	dB	
		I _{OUT4} =200mA	_	0.2	0.3		
Dropout Voltage	ΔV_{104}	Iоит4=200mA		0.4		V	
		Ta=-40°C to +125°C	_	1	0.4		
Average Temperature	∠ Vout4	I _{OUT4} =150mA					
Coefficient of Output	∠Jv0014 /Ta	Ta=-20°C to +75°C	_	±50	_	ppm/°C	
Voltage	/Ia	Ta=-20-C t0 +75-C					
Enable Control Block (EN4)							
		$V_{EN4}=L \rightarrow H$	1.0	- 5.5	5.5	V	
High Input Voltage	V _{THH_EN4}	V _{EN4} =L → H	4.0		<i></i>		
		Ta=-40°C to +125°C	1.0 – 5.5		5.5		
		$V_{EN4}=H \rightarrow L$	0	-	0.4		
Low Input Voltage	V _{THL_EN4}	$V_{EN4}=H \rightarrow L$			0.4	V	
		Ta=-40°C to +125°C	0	_	0.4		
		V _{EN4} =3.3V	_	7	14		
Input Bias Current	I _{EN4}	V _{EN4} =3.3V			4.4	μΑ	
		Ta=-40°C to +125°C	_	- - 14		•	
Power Good Block (PG4)							
High Level Detection		Rising	0.836	_	0.924		
Reference Voltage	V _{THH_PG4}	Rising, Ta=-40°C to +125°C	0.836	_	0.924	V	
Low Level Detection		Rising	0.745	_	0.775		
Reference Voltage	V_{THL_PG4}	Rising, Ta=-40°C to +125°C			V		
Hysteresis Voltage	V _{HYS_PG4}	<u> </u>	_	16	_	mV	
Power Good ON Resistance	Ron_pg4	I _{PG4} =10mA	_	100	_	Ω	
		V _{PG4} =5.5V	_	_	0.1		
Leak Current at OFF State	LEAK_PG4	V _{PG4} =5.5V				μA	
	·	Ta=-40°C to +125°C	_		0.1	ļ .	

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V_{VIN1}=V_{EN1/SYNC}=12V$, $V_{VIN2}=V_{LDOVIN}=V_{EN2}=V_{EN3}=V_{EN4}=3.3V$, $R_T=6.8k\Omega$, $Ta=25^{\circ}C$)

Common parameter

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
General Characteristic						
Quiescent Current 1		R _L =no load, V _{FB1} =0.9V	_	2.3	3.5	
(VIN1)	I _{DD1}	R _L =no load, V _{FB1} =0.9V		_	3.5	mA
(VIIVI)		Ta=-40°C to +125°C		_		
		R _L =no load	_	2	3	
Quiescent Current 2		V _{FB2} =0.9V, V _{FB3} =0.9V				
(VIN2)	I _{DD2}	R _L =no load				mA
(* <u>–</u>)		V _{FB2} =0.9V, V _{FB3} =0.9V	_	_	3	
		Ta=-40°C to +125°C				
Quiescent Current 3		R _L =no load, V _{FB4} =0.9V	_	0.1	0.2	
(LDOVIN)	IDDLDO	R _L =no load, V _{FB4} =0.9V	_	_	0.2	mA
(LDOVIIV)		Ta=-40°C to +125°C			0.2	
		VEN1/SYNC=0V				
		V _{EN2} =0V	_	_	3	
		V _{EN3} =0V				
Standby Current 1		V _{EN4} =0V				
(VIN1)	IDD_STB1	V _{EN1/SYNC} =0V				μΑ
(VIIVI)		V _{EN2} =0V				
		V _{EN3} =0V	_	_	6	
		V _{EN4} =0V				
		Ta=-40°C to +125°C				
		V _{EN1/SYNC} =0V				
		V _{EN2} =0V		_		
		V _{EN3} =0V	-		2	
Chan allow Commont O		V _{EN4} =0V				
Standby Current 2	I _{DD_STB2}	Ven1/sync=0V				μА
(VIN2)		V _{EN2} =0V				
		V _{EN3} =0V	_	_	4	
		V _{EN4} =0V				
		Ta=-40°C to +125°C				
		VEN1/SYNC=0V				
		V _{EN2} =0V				
		V _{EN3} =0V	_	_	15	
		V _{EN4} =0V				
Standby Current 3	IDD_STBLDO	VEN1/SYNC=0V				μА
(LDOVIN)	_55	V _{EN2} =0V		_		
		VEN3=0V	_		20	
		VEN4=0V				
		Ta=-40°C to +125°C				

■ THERMAL CHARACTERISTICS

PARAMETER	SYMBOL	VALUE	UNIT	
Junction-to-ambient	Qia	146.3 ⁽³⁾	°C W	
Thermal resistance	θја	50.5 ⁽⁴⁾		
Junction-to-Top of package	it	6.1 ⁽³⁾	°C W	
Characterization parameter	ψjt	0.8(4)	C/W	


^{(3):} Mounted on glass epoxy board.

(101.5×114.5×1.6mm:based on EIA/JEDEC standard,2layers, with Exposed Pad)


(101.5×114.5×1.6mm:based on EIA/JEDEC standard,4layers, with Exposed Pad)


(For 4Layers: Applying 99.5x99.5mm inner Cu area and a thermal via holes to a board based on JEDEC standard JESD51-5)


■ POWER DISSIPATION vs. AMBIENT TEMPERATURE





^{(4):} Mounted on glass epoxy board.





























































































Ch.2/3 Pch Output ON Resistance vs. Temperature


I_{SW2/3} SOURCE=0.5A


1.0

Ch.2/3 Nch Output ON Resistance vs. Temperature I_{SW2/3SINK}=0.5A




























































Technical Information

■ INTRODUCTION

Please note the following when using NJW 4750.

- The NJW 4750 can operate each Ch. independently.
 However, even if Ch.1 is not used, it is necessary to input a power supply to VIN1 pin.
- Ch.3 (LDOMODE) and Ch.4 need to be start-up after power Ch. becomes active.
 - The LDO may not be start-up by the protection function.
 - e.g. The case of using Ch.1 as a power supply for Ch.4.
 - It becomes the start of Ch.4 after normal start of Ch.1 by connecting PG1 pin of Ch.1 to EN4 pin of Ch.4.

■ PIN DESCRIPTION

PIN NO.	SYMBOL	DESCRIPTION
1	GND	Ground pin.
2	EN3	This pin controls the operation and stop of Ch.3. High Level: operation, Low level or Open level: Standby mode.
3	FB3	This pin detects the output voltage of Ch.3. The output voltage is divided and inputted so that the FB pin voltage becomes 0.8V same as the reference voltage.
4	NC	Non connection.
5	FB2	This pin detects the output voltage of Ch.2. The output voltage is divided and inputted so that the FB pin voltage becomes 0.8V same as the reference voltage.
6	EN2	This pin controls the operation and stop of Ch.2. High Level: operation, Low level or Open level: Standby mode.
7	RT	Oscillation frequency setting pin by Timing Resistor. Oscillating frequency should set between 280kHz and 2.4MHz.
8	GND	Ground pin.
9	PG1	Power-good output of Ch.1 configured with open drain.
10	MODE	This pin is used to determine the operation mode. Connect an open or mode setting resistor.
11	FB1	This pin detects the output voltage of Ch.1. The output voltage is divided and inputted so that the FB pin voltage becomes 0.8V same as the reference voltage.
12	EN1/SYNC	This pin controls the operation and stop of Ch.1. High Level: operation, Low level or Open level: Standby mode. By inputting the clock signal, it operates synchronized with the input signal.
13	VIN1	Power supply input for IC and Ch.1. Since the impedance of the power supply path needs to be lowered connecting a capacitor (C _{IN}) near the IC is required.
14	GND	Ground pin.
15	SW1	Ch.1 Output.
16	EN4	This pin controls the operation and stop of Ch.4. High Level: operation, Low level or Open level: Standby mode.
17	LDOVOUT	Ch.4 Output
18	FB4	This pin detects the output voltage of Ch.4. The output voltage is divided and inputted so that the FB pin voltage becomes 0.8V same as the reference voltage.
19	LDOVIN	Power supply input for Ch.4. Since the impedance of the power supply path needs to be lowered connecting a capacitor (C_{IN}) near the IC is required.
20	PG4	Power-good output of Ch.4 configured with open drain.
21	GND	Ground pin.
22	SW2	Ch.2 Output.
23	PG2	Power-good output of Ch.2 configured with open drain.
24	VIN2	Power supply input for Ch.2 and Ch.3. Since the impedance of the power supply path needs to be lowered connecting a capacitor (C _{IN}) near the IC is required.
25	PG3	Power-good output of Ch.3 configured with open drain.
26	SW3	Ch.3 Output.
Exposed PAD	-	Exposed PAD on backside should be connected to the ground and soldered to PCB.



■ DESCRIPTION OF BLOCK FEATURES

1. Mode setting

By connecting the resistor between the MODE pin and GND, the operation mode of Ch.3 and protection type of OCP are selected.(Table 1)

Table 1 The NJW4750 operation mode and setting resistor value.

MODE		resistor (±5%) Max	Ch.3	OCP Mode	MODE Pin Output Voltage (±5%)
1	ор	en	LDO	Latch	2.5V
2	82kΩ	110kΩ	SW reg.	Latch	1.4V
3	27kΩ	39kΩ	SW reg.	Hiccup(SW) Foldback(LDO)	1.2V
4	6.8kΩ	15kΩ	LDO	Hiccup(SW) Foldback(LDO)	1.0V

The mode setting can be set only at startup, and the state of the mode can be checked by pin voltage.

- 2. Basic functions of switching regulator. (Ch.1,2 and Ch.3)
 - Error Amplifier Section (Error AMP)
 - 0.8V±1% precise reference voltage is connected to the non-inverted input of this section.

The output voltage can be set by dividing the output of the converter and connecting to the inverted input (FB pin).

• PWM comparator section (PWM), oscillating circuit Section (OSC)

Oscillating frequency can be set by inserting resistor between the RT pin and GND.

Table 2 shows example of oscillating frequency and timing resistor. The resistance is adapted to a series of E24 and a series of E96.

Please set the oscillating frequency according to Table 2

Table 2 The NJW4750 oscillating frequency and timing resistor value

Oscillating	Timing	Oscillating	Timing
Frequency	Resistor	Frequency	Resistor
(kHz)	$(k\Omega)$	(kHz)	$(k\Omega)$
280	27	1200	5.6
380	20	1750	3.9
500	15	2000	3.0
700	10	2250	2.0
1000	6.8	2400	1.8

 $NJW4750 is \ limited in \ minimum \ ON \ time \ and \ minimum \ OFF \ time, \ refer \ to \ electrical \ characteristics.$

Maximum duty cycle is 100%.

When you design the application, please refer to "Application information - Oscillating frequency setting".



■ DESCRIPTION OF BLOCK FEATURES (Continued)

Power MOSFET

The power is stored in the inductor by the switch operation of built-in power MOSFET. The switching current is limited by the overcurrent protection function.

• Power supply, GND pin(VIN, GND)

Current flows into the IC according to drive frequency in a switching element. When impedance of a power supply line is high, power supply will be unstably, and the performance of the IC can't be drawn out sufficiently.

Therefore, since the impedance of the power supply path needs to be lowered connecting a capacitor (C_{IN}) near the IC is required.

- 3. Additional and protection functions of switching regulator. (Ch.1,2 and Ch.3 are similar)
 - Under voltage lockout (UVLO)

The UVLO circuit stops the IC operation in a low power supply voltage case, and when a power supply voltage becomes higher voltage than threshold, then the IC operation starts.

The threshold voltage has a hysteresis voltage width at rising and falling. A flutter of detection and release of UVLO is prevented by it.

Soft start function

The output voltage of the converter gradually rises to a set value by the soft start function. The soft start time is 4ms (max.). It is defined with the time of the error amplifier reference voltage becoming from 0V to 0.75V.(Fig.1) Soft start operating condition.

- Ch.1: V_{VIN1} ≥V_{T_ON1}, V_{EN1} ≥V_{THH_EN1}
- Ch.2: Vvin1≧VT_ON1, Vvin2≧VT_ON2, VEN2≧VTHH_EN2
- Ch.3: VVIN1 ≥VT_ON1, VVIN2≥VT_ON2, VEN3≥VTHH_EN3

Also thermal shutdown must be disabled.




Fig.1 Soft start timing chart



■ DESCRIPTION OF BLOCK FEATURES (Continued)

- Over current protection circuit (OCP) (Ch.1,2 and Ch.3 are similar)
 Switching regulator block of NJW4750 has 2 kinds of overcurrent protection function.
 - 1. Hiccup (Fig.2):

Switching operation is reduced and output is restricted. When the load state normally returns, it is reset automatically.

2. Latch (Fig.3):

The function as the power supply is suspended.

Latch is released by setting all EN pin to Low or VIN1 pin to 0 V.

* Hiccup system is each Ch. Independent control. Latch system suspends all output of IC.

Operating condition of OCP

In the soft start operating, Hiccup/Latch becomes ineffective.

The overcurrent protection function operates when one of them of 2 conditions was formed.

- V_{FBx} ≤ 0.4V and 7 cycle over current detection continuously.
- Overcurrent detection continuously of 1/foscx240 s.




Fig.2 Hiccup mode OCP timing chart




Fig.3 Latch mode OCP timing chart



■ DESCRIPTION OF BLOCK FEATURES (Continued)

External clock synchronization (Ch.1,2 and Ch.3)
 By inputting a square wave to EN1/SYNC pin, the oscillator of NJW4750 can be synchronized to an external frequency.

The input square wave must be on the following specification. (Table 3)

Table 3 The input square wave to EN1/SYNC pin.

	•
	Condition
Input Fraguanay	fosc×0.9 to fosc×1.7
Input Frequency	Upper limit 2,800kHz
Duty Cycle	40% to 60%
Voltage	1.6V or more (High level)
Magnitude	0.4V or less (Low level)




Fig.4 Switching operation by external synchronized clock

Technical Information

■ DESCRIPTION OF BLOCK FEATURES (Continued)

- 4. Basic functions of LDO (Ch.3 LDO MODE and Ch.4)
 - Error amplifier section (Error AMP)
 - 0.8V±1% precise reference voltage is connected to the non-inverted input of this section.

The output voltage can be set by dividing the output of the converter and connecting to the inverted input (FB pin).

- 5. Additional and protection functions of LDO (Ch.3 LDO MODE and Ch.4)
 - Over current protection circuit(OCP)

LDO block of NJW4750 can choose 2 kinds of overcurrent protection function.

1. Fold back:

Limits the output current as the output voltage decreases.

2. Latch:

The function as the power supply is suspended at $V_{\text{FBx}}\!\leq\!\!0.4\text{V}.$

Latch is released by setting all EN pin to Low or VIN1 pin to 0V.

* Fold back system is independent each Ch. Latch system suspends all output of IC.

- 6. Common protection function / features
 - Thermal shutdown function (TSD)

When junction temperature of the NJW4750 exceeds the 160°C*, internal thermal shutdown circuit function stops SW function. When junction temperature decreases to 145°C* or less, SW operation re-start from the soft start operation.

The purpose of this function is to prevent malfunctioning of IC at the high junction temperature.

Therefore it is not something that urges positive use. Please make sure to operate within the junction temperature range rated (-40°C to 150°C). (* Design value)

Standby function

Each Ch. stops the operating and becomes standby status when the ENx(/SYNC) pin becomes less than 0.4V. The ENx(/SYNC) pins are internally pulled down with resistor (CH1: $5M\Omega$, CH2: $500k\Omega$, CH3: $500k\Omega$, CH4: $500k\Omega$), therefore the NJW4750 becomes standby mode when it is OPEN. Please connect this pin to VINx when you do not use standby function.



■ DESCRIPTION OF BLOCK FEATURES (Continued)

• Power Good function

It monitors the output status and outputs a signal from PGx pin that is internally connected to an open drain of MOSFET.

If the FB pin is within the range of -7% to + 15% of the error amplifier reference voltage, the PG pin becomes high impedance and notifies that the output voltage is normal. Otherwise the PG pin becomes low level and tells the output voltage is abnormal.

After soft start time, the Power Good function becomes effective in Ch.1, Ch.2, and Ch.3.

The Power Good function of Ch.4 becomes effective after passage for 150µs from EN4: H(@LDOVIN=3.3V). When ENx pin control is performed by PGx pin, consider the input resistance value of ENx pin.




Fig.5 Power Good function timing chart

• Latch mode: added 1/fosc×40000 s delay in the last boot Ch.




Fig.6 Power Good function timing chart at Latch mode



■ APPLICATION INFORMATION(Switching regulator)

· Oscillating frequency setting

When a switching frequency is high, a small inductor and capacitor are available.

If oscillating frequency is high, decrease in efficiency and a limit of the minimum ON time and minimum OFF time are demerit.

The buck converter of ON time and OFF time is decided the following formula.

$$t_{ON} = \frac{(V_{OUT} + V_L)}{(V_{IN} - V_{SWH} + V_L) \times f_{OSC}} [s]$$

$$t_{OFF} = \frac{1}{f_{OSC}} - t_{ON}[s]$$

V_{IN}:Input voltage

Vout: Output voltage

Vswn: High-side saturation voltage

VL: Catch Diode Vf or Lo-side saturation voltage VSWL

When the ON time becomes shorter than t_{ON-MIN} or OFF time becomes shorter than t_{OFF-MIN}, a change of duty or pulse skip operation may be performed in order to maintain output voltage at a stable state.

• Inductors

Since a large current flows into an inductor, please select an appropriate inductor such as not saturate in the application. Inductors have an important role in slope compensation.

Inductor value is limited selection by supply voltage and oscillation frequency. Recommended selection of the inductor value is between Hlim. and Llim. shown in Fig.8.

The maximum Output current of worst condition is decided the following formula.

$$\Delta I_{L} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{L \times V_{IN} \times f_{OSC}} [A]$$

$$I_{OUT} = I_{LIMx(MIN)} - \frac{\Delta I_L}{2} [A]$$




Fig.7 Inductor current state transition (Continuous conduction mode)

■ APPLICATION INFORMATION(Switching regulator)




Fig.8 Inductance range.

· Input capacitor

Transient current which is responsive to frequency flows into the input section of a switching regulator. When impedance of a power supply line is high, power supply will be unstably, and the performance of the IC can't be drawn out sufficiently.

Therefore, since the impedance of the power supply path needs to be lowered connecting a capacitor (C_{IN}) near the IC is required.

The effective input current can be expressed by the following formula.

$$I_{\text{RMS}} = I_{\text{OUT}} \times \frac{\sqrt{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}} [A_{\text{rms}}]$$

In the above formula, the maximum current is obtained when $V_{\text{IN}}=2xV_{\text{OUT}}$, and the result in this case is $I_{\text{RMS}}=I_{\text{OUT}(\text{MAX})}\div 2$. When the input capacitor in selecting, please carry out an evaluation based on an application, and decide a capacitor value that has adequate margin.



■ APPLICATION INFORMATION(Switching regulator)

· Output capacitor

An output capacitor stores power from the inductor, and stabilizes voltage provided to the output.

The NJW4750 is designed phase compensation so that output capacitor of low ESR can be used. Therefore a ceramic capacitor is the most suitable.

Since capacity of a ceramic capacitor may decline by DC supply voltage and temperature change, please confirm it's characteristics on specification sheet.

When selecting an output capacitor, must be considered Equivalent Series Resistance (ESR) characteristics, ripple current, and breakdown voltage.

In case of using a low ESR capacitor, it's possible to lower the ripple voltage.

The output ripple noise can be expressed by the following formula.

$$V_{ripple(p-p)} = \Delta I_L \times \left(ESR + \frac{1}{8 \times f_{OSC} \times C_{OUT}}\right) [V]$$

The effective ripple current that flows in a capacitor (I_{RMS}) is obtained by the following equation.

$$I_{RMS} = \frac{\Delta I_L}{2\sqrt{3}} [A_{rms}]$$

· Setting of phase compensation

The NJW 4750 has a built-in phase compensation circuit.

Table 4 shows the values of extern al parts based on oscillation frequency and output voltage.

Table 4 Value of phase compensation

f _{osc}	V _{OUT}	C _{OUT}	C _{FB}	R _{FB}	R2
	2.5V, 2.8V, 3.3V, 3.6V, 5V	10µF or more	22pF	1kΩ	30kΩ to 82kΩ
	1.8V	22µF or more	22pF	1kΩ	$30k\Omega$ to $82k\Omega$
	1.1V*, 1.2V*	47µF or more	22pF	1kΩ	$30k\Omega$ to $82k\Omega$
500kHz or less	ALL	100µF or more	open	open	$30k\Omega$ to $82k\Omega$

^{*} V_{VIN2} is 4 V or less.

If V_{VIN2} is set to higher than 4 V, the oscillating frequency is limited up to 1.5MHz.



■ APPLICATION INFORMATION(Switching regulator)

· Catch diode

When the switch element is in OFF cycle, the power stored in the inductor flows to the output capacitor via the catch diode. Therefore an electric current according to the load current flows to the diode every cycle. Since a diode's forward saturation voltage and current accumulation cause power loss, a Schottky Barrier Diode (SBD), which has a low forward saturation voltage, is most suitable.

When select the SBD, the reverse current at the high temperature is important, too.

The characteristic of SBD has a high reverse current than a general diode. If the reverse current is large, it leads to the loss of the diode, so check the specification of the SBD

• Setting output voltage

The output voltage V_{OUT} is determined by the relative resistances of R1, R2.

$$V_{OUT} = \left(\frac{R2}{R1} + 1\right) \times V_{B}[V]$$




Fig.9 Output voltage setting

■ APPLICATION INFORMATION(Switching regulator)

Board layout

In the switching regulator application, since the current flow according to the oscillating frequency, the substrate (PCB) layout is very important.

Therefore, a current flowing line must be wide and short as much as possible. Fig.10 shows a current loop of a step-down converter. (In case of synchronous rectification, SBD is changed to built-in SW.)

Especially, the loop of C_{IN} - SW - SBD which has a high frequency switching, is necessary to configure minimum loop as top priority. It is effective in reducing of spike noise caused by parasitic inductor.




Fig.10 Current loop of buck converter

About concerning the GND, it is preferred to separate the power GND and the signal GND, and use single ground point. The voltage sensing feedback line should be away as far away as possible from the inductor. Since this line has high impedance, it is laid out to avoid the influence noise caused by leakage flux from the inductor.

Fig.11 shows example of wiring at buck converter.




Fig.11 Board layout for buck Converter



■ APPLICATION INFORMATION(LDO)

Setting of output voltage
 The output voltage V_{OUT} is determined by the relative resistances of R1, R2.

$$V_{OUT} = \left(\frac{R2}{R1} + 1\right) \times V_{B}[V]$$




Fig.12 Output voltage setting

Setting of phase compensation
 The NJW 4750 has a built-in phase compensation circuit.
 Table 5 shows the values of external parts based on output voltage.

Table 5 Value of phase compensation

V_{OUT}	C _{OUT}	R2
ALL	6.8µF to 22µF	47kΩ

■ CALCULATION OF PACKAGE POWER

The loss of NJW 4750 is the sum of the loss due to switching converter and the loss due to LDO.

Switching convertor

 $\begin{array}{lll} \text{Input Power} & : P_{\text{IN}} &= V_{\text{IN}} \times I_{\text{IN}} & [W] \\ \\ \text{Output Power} & : P_{\text{OUT}} = V_{\text{OUT}} \times I_{\text{OUT}} & [W] \\ \end{array}$

Diode Loss : $P_{DIODE} = V_F \times I_{L(avg)} \times OFF \text{ duty } [W]$ Power Consumption : $P_{LOSS} = P_{IN} - P_{OUT} - P_{DIODE} [W]$

Where:

 $\begin{array}{lll} V_{\text{IN}} & : \text{Input Voltage of Converter} & I_{\text{IN}} & : \text{Input Current of Converter} \\ V_{\text{OUT}} & : \text{Output Voltage of Converter} & I_{\text{OUT}} & : \text{Output Current of Converter} \\ V_{\text{F}} & : \text{Diode's Forward Saturation Voltage} & I_{\text{L(avg)}} & : \text{Inductor Average Current} \\ \end{array}$

OFF Duty : Switch OFF Duty Cycle

• LDO

Where:

 V_{IN} :Input Voltage of LDO I_{IN} :Input Current of LDO V_{OUT} :Output Voltage of LDO I_{OUT} :Output Current of LDO

Efficiency (η) is calculated as follows.

 $\eta = (P_{OUT} \div P_{IN}) \times 100$ [%]

Please consider temperature derating to the calculated power consumption.

Please consider design power consumption in rated range referring to the power dissipation vs. ambient temperature characteristics.




■ APPLICATION DESIGN EXAMPLES

Spec

IC: NJW4750 Output: 3.3V (Ch.1) 1.8V (Ch.2) 1.2V (Ch.3) 2.8V (Ch.4)

Oscillating frequency: 2.0MHz



Parts list

Ref.	Part number	Overview	Manufacture
IC	NJW4750MHH-T1	Quad Channel Combination Regulator	New Japan Radio
C _{IN1}	CGA4J3X5R1H475K125AB	Ceramic Capacitor 2125 4.7uF, 50V	TDK
C _{IN2}	GRT188C81C106ME13#	Ceramic Capacitor 1608 10uF, 16V	MURATA
C _{LDOIN}	GRT188C81C106ME13#	Ceramic Capacitor 1608 10uF, 16V	MURATA
R _T	3.0kΩ	Resistor 1608 3.0kΩ, ±1%, 0.1W	Std.
L1	VLS4012ET-1R5N	inductor 1.5uH, 2.1A	TDK
SBD	CMS14	Schottky Diode 60V, 2A	TOSHIBA
C _{OUT1}	GRT188C81C106ME13#	Ceramic Capacitor 1608 10uF, 16V	MURATA
C _{FB1}	22 p F	Ceramic Capacitor 22pF, 50V	Std.
R _{FB1}	1kΩ	Resistor 1kΩ, ±1%, 0.1W	Std.
R11	24.3kΩ	Resistor 24.3kΩ, ±1%, 0.1W	Std.
R12	76.8kΩ	Resistor 76.8kΩ, ±1%, 0.1W	Std.
L2	VLS3015ET-2R2M	inductor 2.2uH, 1.5A	TDK
C _{OUT2}	GRM21BB30J226ME38L	Ceramic Capacitor 2125 22uF, 6.3V	MURATA
C _{FB2}	22 p F	Ceramic Capacitor 22pF, 50V	Std.
R _{FB2}	1kΩ	Resistor 1kΩ, ±1%, 0.1W	Std.
R21	24kΩ	Resistor 24kΩ, ±1%, 0.1W	Std.
R22	30kΩ	Resistor 30kΩ, ±1%, 0.1W	Std.
L3	VLS3015ET-2R2M	inductor 2.2uH, 1.5A	TDK
C _{OUT3}	JMK212BBJ476MG-T	Ceramic Capacitor 2125 47uF, 6.3V	TAIYO YUDEN
C _{FB3}	22pF	Ceramic Capacitor 22pF, 50V	Std.
R _{FB3}	1kΩ	Resistor 1kΩ, ±1%, 0.1W	Std.
R31	75kΩ	Resistor 75kΩ, ±1%, 0.1W	Std.
R32	37.4kΩ	Resistor 37.4kΩ, ±1%, 0.1W	Std.
C _{LDOOUT}	GRT188C81C106ME13#	Ceramic Capacitor 1608 10uF, 16V	MURATA
R41	18.7kΩ	Resistor 18.7kΩ, ±1%, 0.1W	Std.
R42	47.5kΩ	Resistor 47.5kΩ, ±1%, 0.1W	Std.
R _{MODE}	30kΩ	Resistor 30kΩ, ±1%, 0.1W/SW Hiccup MODE	Std.





■ APPLICATION CHARACTERISTICS


NJW4750 Ch.1 Output Voltage, efficiency vs. Output current fosc=2.0MHz 5.0 100 V_{VIN1}=6V 90 V_{VIN1}=8V V_{VIN1}=12V 4.0 80 $V_{VIN1}=18V$ 70 Efficiency (%) € 3.0 2.0 60 50 40 30 1.0 20 10 0 0.0 10 100 1000 10000

I_{OUT1} (mA)


Technical Information







■ HEAT-RESISTANCE PROFILES



Reflow profile

Nisshinbo Micro Devices Inc.

■ REVISION HISTORY


Date	Revision	Changes
Jun 15, 2018	Ver.1.0	•New release
September 19, 2023	Ver.1.1	·Change of company name and design form
		•Revision number (Ver.1.0 → Ver.1.1)
	vei.i.i	•AEC-Q100 grade1
		•Correction of errors



EQFN26-HH PI-EQFN26-HH-E-B

■ PACKAGE DIMENSIONS

UNIT: mm






EQFN26-HH PI-EQFN26-HH-E-B

■ EXAMPLE OF SOLDER PADS DIMENSIONS

UNIT: mm






UNIT: mm

Nisshinbo Micro Devices Inc.

EQFN26-HH PI-EQFN26-HH-E-B


■ PACKING SPEC

TAPING DIMENSIONS




SYMBOL	DIMENSION	REMARKS
A	2.8±0.05	BOTTOM DIMENSION
В	3.6±0.05	BOTTOM DIMENSION
D0	1. 5 ^{+0. 1}	
D1	1. 0 +0.1	
E	1.75±0.1	
F	5.5±0.05	
P0	4.0±0.1	
P1	8.0±0.1	
P2	2.0 ± 0.05	
T	0.25 ± 0.05	
T2	1. 2	
K0	0.85 ± 0.05	
W	12. 0 +0.3	
W1	9. 5	THICKNESS 0.1max

REEL DIMENSIONS




SYMBOL	DIMENSION
Α	φ180 ₋₃
В	φ 60 ⁺¹ ₀
С	φ 13±0.2
D	φ 21±0.8
Е	2±0.5
W	13 +1.0
W1	15.4±1.0

TAPING STATE



PACKING STATE





- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without the prior written consent of us.
- 3. This product and any technical information relating thereto are subject to complementary export controls (so-called KNOW controls) under the Foreign Exchange and Foreign Trade Law, and related politics ministerial ordinance of the law. (Note that the complementary export controls are inapplicable to any application-specific products, except rockets and pilotless aircraft, that are insusceptible to design or program changes.) Accordingly, when exporting or carrying abroad this product, follow the Foreign Exchange and Foreign Trade Control Law and its related regulations with respect to the complementary export controls.
- 4. The technical information described in this document shows typical characteristics and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for automotive applications. Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death should first contact us.
 - Aerospace Equipment
 - Equipment Used in the Deep Sea
 - Power Generator Control Equipment (nuclear, steam, hydraulic, etc.)
 - Life Maintenance Medical Equipment
 - Fire Alarms / Intruder Detectors
 - · Vehicle Control Equipment (airplane, railroad, ship, etc.)
 - Various Safety Devices
 - Traffic control system
 - Combustion equipment

In case your company desires to use this product for any applications other than general electronic equipment mentioned above, make sure to contact our company in advance. Note that the important requirements mentioned in this section are not applicable to cases where operation requirements such as application conditions are confirmed by our company in writing after consultation with your company.

- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. The products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this datasheet. Failure to employ the products in the proper applications can lead to deterioration, destruction or failure of the products. We shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of the products.
- 8. Quality Warranty
 - 8-1. Quality Warranty Period

In the case of a product purchased through an authorized distributor or directly from us, the warranty period for this product shall be one (1) year after delivery to your company. For defective products that occurred during this period, we will take the quality warranty measures described in section 8-2. However, if there is an agreement on the warranty period in the basic transaction agreement, quality assurance agreement, delivery specifications, etc., it shall be followed.

8-2. Quality Warranty Remedies

When it has been proved defective due to manufacturing factors as a result of defect analysis by us, we will either deliver a substitute for the defective product or refund the purchase price of the defective product.

Note that such delivery or refund is sole and exclusive remedies to your company for the defective product.

8-3. Remedies after Quality Warranty Period

With respect to any defect of this product found after the quality warranty period, the defect will be analyzed by us. On the basis of the defect analysis results, the scope and amounts of damage shall be determined by mutual agreement of both parties. Then we will deal with upper limit in Section 8-2. This provision is not intended to limit any legal rights of your company.

- 9. Anti-radiation design is not implemented in the products described in this document.
- 10. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
- 11. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
- 12. Warning for handling Gallium and Arsenic (GaAs) products (Applying to GaAs MMIC, Photo Reflector). These products use Gallium (Ga) and Arsenic (As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed of, please follow the related regulation and do not mix this with general industrial waste or household waste.
- 13. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website

https://www.nisshinbo-microdevices.co.jp/en/

Purchase information

https://www.nisshinbo-microdevices.co.jp/en/buy/