MPQ6519



3V to 28V, 5A, H-Bridge Current Regulator, AEC-Q100 Qualified

DESCRIPTION

The MPQ6519 is a monolithic, step-down current-source driver for applications that require accurate and fast current-response control. The MPQ6519 achieves up to 5A of output current with excellent load and line regulation over a wide input supply range.

The four integrated MOSFET H-bridge controls provide a fast dynamic load response and an ultra-high efficiency solution. For ease of use, the output polarity can be controlled by pulling MODE high or low.

By setting the full-scale output current through an external resistor, the output current can be dimmed by the PWM input signal from 0% to 100% of the full-scale current range.

Full protection features include open-load protection, load-short protection, over-current protection (OCP), over-temperature protection (OTP), and input over-voltage protection (OVP). The MPQ6519 is available in a QFN-19 (4mmx4mm) package.

FEATURES

- Wide 3V to 28V Operating Input Range
- Up to 5A Output Load Current
- ± 2% Accuracy at Full-Scale Reference
- 65mΩ R_{DS(ON)} for Each MOSFET of H-Bridge
- 100% Duty Cycle Operation of H-Bridge
- 30kHz to 300kHz Programmable Switching Frequency
- 20kHz to 100kHz PWM Input for Current Regulation
- Programmable Full-Scale Current
- Up to 94% Efficiency
- Selectable Current Polarity Mode
- Switching Auto-Disabled by PWM Input Detection
- Shutdown Mode
- Inherent Open-Load Protection
- Cycle-by-Cycle Over-Current Protection (OCP)
- Output Short-Circuit Protection (SCP)
- Input Over-Voltage Protection (OVP)
- Over-Temperature Shutdown
- Available in a QFN-19 (4mmx4mm) Package
- Available in AEC-Q100 Grade 1


APPLICATIONS

- Current Regulators
- DC Motors
- Solenoid/Actuators

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION






ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating	
MPQ6519GR-AEC1	QFN-19 (4mmx4mm)	See Below	1	

* For Tape & Reel, add suffix –Z (e.g. MPQ6519GR-AEC1–Z).

TOP MARKING <u>MPSYWW</u> MP6519 LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP6519: Part number LLLLLL: Lot number



PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	IFB	Current sense signal feedback. Connect IFB and ISEN together.
2, 11	VIN	Input supply.
3	LN	Negative switching node of H-bridge.
4	BSTN	Bootstrap pin for LN high-side MOSFET gate driver. Connect a capacitor between BSTN and LN.
5	EN	IC enable.
6, 7, 8	ISEN	Current sense. Connect a current sensing resistor between ISEN and power ground.
9	BSTP	Bootstrap pin for LP high-side MOSFET gate driver. Connect a capacitor between BSTP and LP.
10	LP	Positive switching node of H-bridge.
12	MODE	Current polarity setting. Assuming the current direction flowing from LP to LN is positive, drive MODE high to run the current from LP to LN. Drive MODE low to run the current from LN to LP.
13	FT	Fault indication output. FT is active low for fault conditions.
14	VCC	5V LDO output for internal driver and logic.
15	PWM	PWM signal input for current dimming. Apply a >20kHz PWM signal to PWM when used.
16	FREQ	Switching frequency setting. Connect a resistor from FREQ to GND.
17	ISET	Full-scale current reference setting. Connect a resistor to GND from ISET.
18	COMP	Loop compensation setting.
19	AGND	Ground for internal logic.

ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V _{IN})	35V
V _{LP} , V _{LN} 0.3V	/ to V _{IN} + 0.3V
V _{BSTP}	V _{LP} + 6V
V _{BSTN}	V _{LN} + 6V
All other pins	0.3V to +6V
Continuous power dissipation (T _A =	
QFN-19 (4mmx4mm)	2.8W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature65	5°C to +150°C

ESD Ratings

Human body model (HBM)	. ±2000V
Charged device model (CDM)	. ±1250V

Recommended Operating Conditions ⁽³⁾

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operation conditions.
- 4) Measured on JESD51-7, 4-layer board.



ELECTRICAL CHARACTERISTICS

V_{IN} = 12V, T_A = -40°C to +125°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply Voltage			•			
VIN operating range	VIN		3		28	V
Turn-on threshold	Vin_on	V _{IN} rising edge		2.3	2.45	V
Turn-on hysteretic voltage	VIN_HY			0.15		V
IC Supply		1				
Shutdown current	I _{IN_SD}	EN = low			2	μA
Quiescent current	IIN_SBY	Standby mode		370	450	μA
VCC regulator voltage	Vvcc	V _{IN} > 5.2V	4.5	5	5.5	V
VCC regulator drop output voltage		V _{IN} < 5V, 20mA load		100		mV
Logic			1	1	1	1
EN high threshold	Ven_high				1.5	V
EN low threshold	V _{EN_LOW}		0.3			V
MODE input high threshold	V _{EN_HIGH}				1.5	V
MODE input low threshold	V _{EN_LOW}		0.4			V
PWM high threshold	Vpwm_high				1.5	V
PWM low threshold	VPWM_LOW		0.4			V
IC start-up delay	t _{DELAY}	EN active to switching		230	350	μs
Switching Frequency			1	1	1	1
Switching frequency	f _{sw}	$R_{FREQ} = 75k\Omega$	255	300	345	kHz
		$R_{FREQ} = 750 k\Omega$	22	30	38	kHz
Current Reference						
	Vref_fb	$V_{\text{REF}_{FB}} = 200 \text{mV},$ $T_A = 25^{\circ}\text{C}$	196	200	204	mV
		$V_{REF_{FB}} = 200 \text{mV},$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	192	200	208	mV
Current reference accuracy		$V_{REF_{FB}} = 50 mV,$ $T_A = 25^{\circ}C$	47	50	53	mV
		$V_{REF_{FB}} = 50 mV,$ $T_A = -40^{\circ}C to +125^{\circ}C$	46	50	54	mV
Loop Compensation						
Transconductance	GEA			270		μA/V
Max source current				50		μA
Max sink current				50		μA
Power MOSFET						
		$T_A = 25^{\circ}C$	42	65	93	mΩ
High-side MOSFET on resistance		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			135	mΩ
Low-side MOSFET on resistance		$T_A = 25^{\circ}C$	42	65	93	mΩ
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			140	mΩ
Minimum on time				200		ns



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, T_A = -40°C to +125°C, unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Bootstrap for High-Side Driver			•	•	•	
Forward voltage for BST charge				0.05		V
BST UVLO		Rising edge		2		V
Protection		·				
Hiccup over-current threshold		RISET float	255	300	345	mV
Load short hiccup recovery timer				1		ms
Latch-off over-current threshold		R_{ISET} float, $R_{SEN} = 40m\Omega$		13		A
Input over-voltage threshold	VINOVP		28.2	30	32	V
Thermal shutdown ⁽⁵⁾				150		°C
Thermal shutdown hysteresis				20		°C

Note:

5) Not tested in production. Guaranteed by characterization.





TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS (continued)









Shutdown through VIN


 $V_{IN} = 24V, V_{EN} = 5V, duty = 50\%, MODE = H, 1\Omega + 100\mu H load$







 $V_{IN} = 24V$, $V_{EN} = 5V$, duty = 50%, MODE = L, 1 Ω + 100 μ H load













I_{OUT} 2A/div.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Sleep Mode Entry $V_{IN} = 24V, V_{EN} = 5V, duty = 50\%,$ MODE = H, 1Ω + 100µH load




Sleep Mode Entry

 V_{IN} = 24V, V_{EN} = 5V, duty = 50%, MODE = L, 1 Ω + 100µH load




Sleep Mode Recovery $V_{IN} = 24V, V_{EN} = 5V, duty = 50\%,$ MODE = H, 1Ω + 100µH load




Sleep Mode Recovery $V_{IN} = 24V, V_{EN} = 5V, duty = 50\%,$


MODE = L, 1Ω + 100µH load




Trapezoidal Wave

V_{IN} = 24V, V_{EN} = 5V, duty = 50%, MODE = H, 1Ω + 100µH load














Triangle Wave $V_{IN} = 24V$, $V_{EN} = 5V$, duty = 50%, MODE = L, 1 Ω + 100 μ H load







TYPICAL PERFORMANCE CHARACTERISTICS (continued)





FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram





OPERATION

The MPQ6519 is a current driver for applications that need to control the accurate load current and fast dynamic current response. The MPQ6519 works in step-down mode with four fully integrated MOSFET H-bridges to provide small size and high efficiency. The fullscale output current can be set by the external resistor, and the current polarity can be controlled by MODE to achieve a bidirectional current setting.

H-Bridge General Operation

The MPQ6519 works in a four-MOSFET Hbridge topology and uses pulse-widthmodulation (PWM) with average current control to achieve a bidirectional current output and fast dynamic current response. The switching frequency is programmable from 30kHz to 300kHz.

In normal operation when enabled, the M1 and M4 MOSFETs turn on and off in the same sequence, and the M2 and M3 MOSFETs turn on and off in the same sequence. M1/M4 and M2/M3 turn on and off in complementary operation with about 25ns of dead time to avoid device damage caused by shoot-through. There is about 200ns of minimum on-time for all MOSFET switches (M1/M4 and M2/M3). If the output current direction is set positive by pulling MODE high, the output current sensed by M2 and M4 is sent to the error amplifier negative input. By comparing the output current feedback signal with the current reference signal at the error amplifier positive node, the error amplifier outputs an appropriate voltage value, which is compared with a sawtooth signal to provide a driver signal for M1/M4 and M2/M3. The device can enter four different modes to control the working sequence, described in the following sections.

Shutdown Mode

The MPQ6519 goes into shutdown mode when the EN signal is pulled low. In shutdown mode, all circuits and blocks are disabled, and the MPQ6519 consumes less than 1μ A of shutdown current. There is about 150ns of deglitch time on EN to avoid a mistrigger.

Standby Mode

The MPQ6519 enters standby mode if either of following conditions are met:

- During start-up, the PWM signal is low while EN is high.
- After start-up in normal switching operation, the PWM signal remains low for >1ms if EN is high.

In standby mode, the bandgap block and other control blocks begin working, except for the gate drive block for the internal switching MOSFETs. This way, the device stops switching to reduce the quiescent current at no load. Meanwhile, standby mode can minimize the time that the output current tracks the reference signal of the PWM input, which comes after the EN signal. Since the MPQ6519 needs time to establish the bandgap signal and other necessary control blocks, it is recommended that the PWM signal come at least 300µs after the EN signal switches high.

Normal Switching Mode

If both the PWM and EN signals remain high, the MPQ6519 enters normal switching mode. In this mode, the output feedback current closely follows the reference signal, which is received from the PWM input signal through an R-C filter (see the Current Feedback section on page 15 and the PWM Input Current Dimming section on page 14).

The H-bridge MOSFETs work in a fixed switching frequency (see the Switching Frequency Setting section on page 14). The output current polarity can be changed easily by pulling MODE high or low (see the Current Polarity Mode section below).

Current Polarity Mode

The current polarity is set by MODE. By pulling MODE high, the current is positive, and the current direction is from LP to LN. By pulling MODE low, the current is negative, and the current direction is from LN to LP. There is about 150ns of deglitch on MODE to avoid a mistrigger.



Full-Scale Current Setting

The full-scale current reference value is set by connecting a resistor between ISET and GND. When ISET is floating, the full-scale current reference voltage is set to the default 200mV. If a resistor is connected between ISET and GND, the full-scale current reference voltage can be reduced below 200mV to minimize power loss on the feedback resistor. The IC needs about 0.3ms to detect whether a resistor is available on ISET when the IC starts up for the first time. During this time, the IC is not switching. The relationship of the full-scale current reference voltage and R_{ISET} is calculated with Equation (1):

$$V_{\text{REF}_F\text{ULL}} = 0.2 \times \frac{40}{R_{\text{ISET}}(k\Omega)}$$
(1)

For example, if R_{ISET} is $80k\Omega$, the reference voltage is 100mV. For better accuracy, $40k\Omega$ to $80k\Omega$ is recommended to achieve a 200mV to 100mV current reference voltage.

Start-Up Sequence

The IC needs about 0.3ms to detect whether a resistor is available on ISET when the IC starts up for the first time. During this time, the IC is not switching. It is recommended to apply a PWM signal at least 0.3ms after the EN signal (see Figure 2 and Figure 3).




Figure 2: Positive Output Current Mode




Figure 3: Negative Output Current Mode

Switching Frequency Setting

The H-bridge MOSFET switching frequency is set by FREQ, through connecting a resistor between FREQ and GND. With a proper resistor value, the switching frequency can be set between 30kHz and 300kHz. A higher switching frequency leads to a smaller current ripple, but the MOSFET switching loss is larger. Therefore, a trade-off is needed for the design. The switching frequency setting formula is calculated with Equation (2):

$$f_{FREQ} = \frac{22500}{R_{FREQ} \left(k\Omega \right)}$$
(2)

PWM Input Current Dimming

If the full-scale output current reference is set, the actual output current reference sent to the error amplifier can be further controlled by applying a PWM input signal to PWM. This way, V_{REF FULL} is chopped by the PWM input signal, and the current reference voltage is received from this chopped PWM voltage through the internal low-pass filter. For a smaller output current reference ripple, the input frequency of PWM is recommended to be 20kHz to 100kHz. Considering the full-scale reference, the relationship between the actual output current reference and duty cycle of the PWM input (D_{PWM}) is calculated with Equation (3):

$$V_{\text{REF}_{FB}} = 0.2 \times \frac{40}{R_{\text{ISET}}(k\Omega)} \times D_{\text{PWM}}$$
(3)



Current Feedback

The current flowing through the load is sensed through a resistor connected between IFB and GND. This sensing voltage on IFB is sent to the feedback block circuit and used to generate the average feedback voltage (V_{IFB}), which is equal to the average output current multiplied by the sensing resistor value (R_{IFB}). V_{IFB} is sent to the error amplifier negative node, and compared with the output current reference voltage on the error amplifier jositive node. The output of the error amplifier is COMP. The COMP voltage (V_{COMP}) is used to generate the internal MOSFET switch on and off times.

Figure 4 shows the simple block of the current feedback loop.




Figure 4: Current Feedback Loop

VCC LDO Regulator

The IC employs an LDO regulator to provide a constant voltage (5V) at VCC. The VCC voltage is used for the internal power supply of the logic circuit and driver circuit. When the input voltage is high enough (greater than 5.2V), the VCC output is 5V. When the input voltage drops below 5V, the VCC voltage drops together with the input voltage. The dropout voltage is about 100mV. If the VCC voltage drops below 2.15V, the IC triggers a power reset sequence and shuts down. The IC resumes normal operation when the VCC voltage exceeds 2.3V.

High-Side MOSFET Driver

The M1 and M3 high-side MOSFETs are Nchannel MOSFETs. When M1 and M3 turn on, a bootstrap supply voltage across BSTP and BSTN is needed. The bootstrap voltage is generated by a combination of the internal charge pump and a 5V VCC. This allows the IC to work at 100% duty cycle to provide enough driver voltage for the high-side MOSFETs (M1 and M3).

Over-Current Protection (OCP)

To provide robust protection during an overcurrent event, the IC uses a two-level protection mode. If the current flowing through the MOSFETs exceeds 150% of the full-scale setting value during two consecutive switching cycles, the IC stops switching and triggers a power reset sequence to restart after 1ms. If the current flowing through the MOSFETs exceeds 200% of the full-scale setting value, the IC stops switching and latches off immediately to avoid damage.

Input Over-Voltage Protection (OVP)

During operation, the energy stored in the load current is delivered to the input side during the freewheeling time. If the input voltage and output current are high enough, the energy sent back to the input side causes the input voltage to rise. To avoid IC damage due to a high voltage spike, the IC employs input voltage protection. If the input voltage is higher than the input over-voltage threshold for four consecutive switching cycles, the IC stops switching and latches off immediately.

Junction Over-Temperature Protection (OTP)

If the IC junction temperature (T_J) is higher than 150°C, the IC stops switching immediately. It resumes normal operation when T_J drops below 130°C.

Fault Indication Output (FT)

In normal operation, \overline{FT} is a high-impedance open drain. If any fault occurs during operation, \overline{FT} is pulled low to indicate the fault condition for the external system. Recycle the input power or toggle the EN signal to remove the fault latch condition.

Enable/Disable (EN)

To enable the IC, a logic-high signal must be applied to EN, and the high-level signal time must be higher than about 10μ s. To shut down the IC, pull EN to logic low, and the low-level signal must be higher than 100ns.



APPLICATION INFORMATION

Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The impedance at the switching frequency should be less than the input source impedance to prevent the high-frequency switching current from passing through to the input. Ceramic capacitors with X5R or X7R dielectrics are recommended for their low ESR and small temperature coefficients. A higher value capacitor is helpful for reducing input voltage ripple and noise. For most applications, two 22μ F ceramic capacitors in parallel are sufficient. It is recommended to connect one capacitor on each VIN pin.

Setting the Full-Scale Output Current

If a resistor is connected between I_{SET} and GND, the full-scale output current reference (V_{REF_FULL}) can be calculated with Equation (4):

$$I_{\text{OUT}} = 0.2 \times \frac{40}{R_{\text{ISET}}(k\Omega)} \times \frac{1}{R_{\text{IFB}}(\Omega)}$$
(4)

If ISET is left floating, the current setting formula is calculated with Equation (5):

$$I_{OUT} = \frac{0.2}{R_{IFB}(\Omega)}$$
(5)

For example, if R_{ISET} is $80k\Omega$, the reference voltage is 100mV. For better accuracy, $40k\Omega$ to $80k\Omega$ is recommended to achieve a 200mV to 100mV current reference voltage.

Setting the Feedback Resistor

The power loss of the sensing resistor can be calculated with Equation (6):

$$\mathsf{P}_{\mathsf{LOSS_RIFB}} = \frac{\mathsf{V}_{\mathsf{REF_FULL}}^{2}}{\mathsf{R}_{\mathsf{IFB}}\left(\Omega\right)} \tag{6}$$

To guarantee a current reference, the nominated power rating of the sensing resistor is recommended to be twice the calculated power loss, with at least a 1% accuracy resistor.

Setting the Switching Frequency

A higher switching frequency leads to a smaller current ripple, but higher switching loss of the MOSFETs. Therefore, a trade-off is required for the design. The switching frequency setting can be calculated with Equation (7):

$$f_{FREQ} = \frac{22500}{R_{FREQ}(k\Omega)}$$
(7)

Since the power loss of this resistor is small, a 0603 or 0402 size resistor is sufficient.

Selecting the Compensation Loop

The loop compensation components can be used to make the closed loop stable and achieve a better transient response (see Figure 5).




Figure 5: Compensation Loop

The transfer function of the loop compensation from the EA input to the EA output can be calculated with Equation (8):

$$G_{c}(s) = \frac{g_{M}}{(C_{Z} + C_{P})s} \frac{(1 + sRC_{Z})}{(1 + sR\frac{C_{Z}C_{P}}{C_{Z} + C_{P}})}$$
(8)

Where g_M is the EA transconductance value.

The transfer function zero point is made up of R and C_Z . The pole point is made up of R and the value of C_Z , in parallel with C_P .

Usually, for an inductive load with resistance, the compensation zero can be set as the load pole, consisting of the load inductance (L) and its resistance value. The compensation pole point is usually set around the switching frequency point to eliminate high-frequency noise. After the zero and pole point of the compensation are fixed, R can be used to increase the loop bandwidth. 1/10 to 1/5 of the switching frequency can be set as the close-loop bandwidth to achieve a good system response.



PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For the best results, follow the guidelines below:

- 1. Place the input capacitor close to VIN.
- 2. Use a wider copper for input, output, and the GND connecting wire to improve thermal performance.
- 3. Place as many GND vias near the output and input capacitor as possible to improve thermal performance.
- 4. Keep the IFB feedback signal far away from noise sources.



TYPICAL APPLICATION CIRCUIT





Figure 6: Typical Application Circuit



PACKAGE INFORMATION


QFN-19 (4mmx4mm)




TOP VIEW




SIDE VIEW





SECTION A-A




RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-220.
DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package Description	Quantity/Reel	Quantity/Tube	Quantity/Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ6519GR- AEC1-Z	QFN-19 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



Revision History

Revision #	Revision Date	Description	Pages Updated
1.0	12/3/2020	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.