Am2904

add xC Status and Shift Control Unit - take of P + note added from P/L)


DISTINCTIVE CHARACTERISTICS

- Replaces most MSI used around any ALU
 - Including the Am2901, Am2903A, Am29203 and MSI ALUs.
- Generates Carry-in to the ALU
- Carry signal is selectable from 7 different sources.
- Contains shift linkage multiplexers
 - Connects to shift lines at the ends of an Am2901, Am2903A, or Am29203 array to implement single and double length arithmetic and logical shifts and rotates — 32 different modes in all.
- Contains two edge-triggered status registers
 - Use for foreground/background registers in controllers or as microlevel and machine level status registers. Bit manipulating instructions are provided.
- Condition Code Multiplexer on chip
 - Single cycle tests for any of 16 different conditions.
 Tests can be performed on either of the two status registers or directly on the ALU output.

GENERAL DESCRIPTION

The Am2904 is designed to perform all the miscellaneous functions which are usually performed in MSI around an ALU. These include the generation of the carry-in signal to the ALU and carry lookahead unit; the interconnection of the data path, auxiliary register, and carry flip-flop during shift operations; and the storage and testing of ALU status flags. These tasks are accomplished in the Am2904 by three nearly independent blocks of logic. The carry-in is

generated by a multiplexer. The shift linkages are established by four three-state multiplexers. There are two registers for storing the carry, overflow, zero, and negative status flags. The condition code multiplexer on the Am2904 can look at true or complement of any of the four status bits and certain combinations of status bits from either of the storage registers or directly from the ALU.



BASIC FEATURES OF Am2904

All the logic shown except the array of 2901s, 2903As, or 29203s is contained in the Am2904.


Publication # Rev. Amendment
03582 C /0
issue Date: January 1987


RELATED AMD PRODUCTS

Part No.	Description		
Am2901	4-Bit Microprocessor Slice		
Am2903A	Advanced 4-Bit Bipolar Microprocessor Slice		
Am29203 4-Bit Bipolar Microprocessor Slice			
Am2910A	Microprogram Controller		
Am29811	Next Address Control Unit for 2909A/11A		

For additional applications refer to Chapter 4 of **Bit Slice Microprocessor Design**, Mick & Brick, McGraw Hill Publications.


CONNECTION DIAGRAMS Top View






Note: Pin 1 is marked for orientation.

NC = No Connection.



METALLIZATION AND PAD LAYOUT




DIE SIZE 0.140" x 0.161"
Pad Numbers correspond to DIP pinout

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by

- a combination of: A. Device Number
 - B. Speed Option (if applicable)
 - C. Package Type
 - D. Temperature Range
 - E. Optional Processing



Valid Combinations

Valid Combinations							
AM2904	DC, DCB, XC						
	. '						


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations						
AM2904 /BQA, /BYC						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

PIN DESCRIPTION

CE_M Machine Status Register Enable (Input; Active LOW)

This pin, used in conjunction with \overline{E}_Z . \overline{E}_C , \overline{E}_N , and \overline{E}_{OVR} , acts as the overall enable for the Machine Status Register (MSR). When this pin is LOW, MSR bits may be modified, according to the states of \overline{E}_Z , \overline{E}_C , \overline{E}_N , and \overline{E}_{OVR} . When HIGH, the MSR will retain the present state, regardless of the state of \overline{E}_Z , \overline{E}_C , \overline{E}_N , and \overline{E}_{OVR} .

CEμ Micro Status Register Enable (Input; Active LOW)

This pin, when LOW, enables all four bits of the Micro Status Register (μ SR). When this pin is HIGH, the μ SR will not change state.

CO Carry Multiplexer Out (Output)

This is the output of the Carry-In Control Multiplexer. It connects to the C_n input of the least significant ALU slice, and the C_n input of the Am2902A.

CP Clock Pulse (Input)

The clock input to the device. The μ SR and MSR are modified on the LOW-to-HIGH transition of the clock input. All other portions of the Am2904 are combinational and are unaffected by CP.

CT Conditional Test (Output)

The output of the Condition Code Multiplexer appears here.

C_X Carry Multiplexer In (Input)

This pin is used as an input to the Carry-In Control Multiplexer and can route it to the $C_{\rm O}$ pin. The $C_{\rm X}$ pin is intended for connection to the Z output of the Am2903A to facilitate some of the Am2903A special instructions.

E_Z, E_C, E_N, and E_{OVR} Zero, Carry, Sign, and Overflow Status Enable (Input; Active LOW)

These pins, when LOW, enable the corresponding bits in the MSR. When HIGH, they will prevent the corresponding bits from changing state. By using these pins together with the $\overline{\text{CE}_{M}}$ pin, MSR bits can be selectively modified.

I₀-I₁₂ Instruction Pins (Input)

The thirteen instruction pins that select the operation the Am2904 is to perform.

Ic Carry Status (Input)

Intended for connection to the C_{n+4} output of the most significant ALU slice.

IOVR Overflow Status (Input)

Intended for connection to the OVR pin on the most significant ALU slice.

IN Sign Status (Input)

Intended for connection to the most significant ALU slice. The connection is to the N pin on the Am2903A, and the F₃ pin on the Am2901.

Iz Zero Status (Input)

Intended for connection to the Z outputs of the Am2903A or the F = 0 outputs of the Am2901.

OE_{CT} CT Output Enable (Input; Active LOW)

When this pin is LOW, the CT pin is active. When HIGH the CT pin is in the high-impedance state.

OE_Y Y Output Enable (Input; Active LOW)

When LOW, this pin enables the Y pins as outputs. When HIGH, the Y outputs are in the high-impedance state.

SE Shift Enable (Input: Active LOW)

This pin controls the state of the shift outputs. When LOW, the shift outputs are enabled. When HIGH, the shift outputs are in the high-impedance state.

SIO₀, SIO_n, QIO₀, QIO_n Serial Shift (Input/Output)

These pins complete the linking for the various shift and rotate conditions. SIO₀ is intended for connection to the SIO₀ pin of the least significant Am2903A slice (RAM₀ for Am2901). SIO₀ connects to the SIO₃ pin of the most significant Am2903A slice (RAM₃ for Am2901). QIO₀ connects to the QIO₀ pin of the least significant Am2903A slice (QIO₀ for Am2901) and QIO₀ connects to the QIO₃ pin of the most significant Am2903A slice (Q₃ for Am2901).

Y_Z, Y_C, Y_N, and Y_{OVR} Zero, Carry, Negative and Overflow Status (Input/Output; Three State)

These pins form a three-state bidirectional bus over which MSR and μ SR status can be read out or the MSR can be loaded in parallel.

FUNCTIONAL DESCRIPTION

Am2904 Architecture

The Am2904 Status and Shift Control Unit provides four functions which are included in all processors. These are: a) Status Register, b) Condition Code Multiplexer, c) Shift Linkages and d) Carry-in Control. The architecture and instruction codes have been designed to complement the flexibility of the 2900 Family.

Status Register

The Am2904 contains two four-bit registers which can store the status outputs of an ALU: Carry (C), Negative (N), Zero (Z), and Overflow (OVR). They are designated Micro Status Register (μ SR) and Machine Status Register (MSR). Each register can be independently controlled. The registers use edge-triggered D-type flip-flops which change state on the LOW to HIGH transition of the Clock Input.

The μ SR can be loaded from the four status inputs (I_C, I_N, I_Z, I_{OVR}) or from the MSR under instruction control (I₀₋₅). The bits in the μ SR can also be individually set or reset under instruction control (I₀₋₅). When the $\overline{\text{CE}}\mu$ input is HIGH, the μ SR is inhibited from changing, independent of the I₀₋₅ inputs.

The MSR can be loaded from the four status inputs (I_C, I_N, I_Z, I_{OVR}), from the μ SR, and from the four parallel input/output pins (Y_C, Y_N, Y_Z, Y_{OVR}) under instruction control (I₀₋₅). The MSR can also be set, reset or complemented under instruction control (I₀₋₅). The bits in the MSR can be selectively updated by controlling the four bit-enable inputs (Ē_Z, Ē_N, Ē_C, Ē_{OVR}) and the C̄E_M input. A LOW on both the C̄E_M input and the bit enable input for a specific bit enables updating that bit. A HIGH on a given bit enable input prevents the corresponding bit changing in the MSR. A HIGH on C̄E_M prevents any bits changing in the MSR.

The four parallel bidirectional input/output pins (Yz, YN, Yc, YOVR) allow the contents of both the μSR and the MSR to be transferred to the system data bus and also allows the MSR to be loaded from the system data bus. This capability is used to save and restore the status registers during certain subroutines and when servicing interrupts.

Condition Code Multiplexer

The Condition Code Multiplexer output, CT, can be selected from 16 different functions. These include the true and complemented state of each of the status bits and combinations of these bits to detect such conditions as "greater than", "greater than or equal to", "less than" or "less than or equal to" for unsigned or two's complement numbers.

The Am2904 can perform these tests on the contents of the μ SR, the MSR or the direct status inputs, (I_Z, I_N, I_C, I_{OVR}). The CT output is used as the test (\overline{CC}) input of the Am2910A and is provided with an output enable, \overline{OE}_{CT} to make the addition of other condition inputs to this point easy.

Shift Linkage Multiplexer

The Shift Linkage Multiplexer generates the necessary linkages to allow the ALU to perform 32 different shift and rotate functions. Both single length and double length shifts and rotates, with and without carry (M_C), are provided. When the $\overline{\rm SE}$ input is HIGH, the four input/output pins (SIO₀, SIO_n,

QIO₀, QIO₀) are disabled. The SIO₀, SIO_n, QIO₀, QIO₀ pins of the Am2904 are intended to be directly connected to the RAM₀, RAM₃, Q₀ and Q₃ pins of the Am2901 or the SIO₀, SIO₃, QIO₀, QIO₃ pins of the Am2903A.

Carry-in Control Multiplexer

The Carry-In Control Multiplexer generates the C_0 output which can be selected from 7 functions (0, 1, C_X , μ_C , M_C , $\overline{M_C}$, $\overline{M_C}$). These functions allow easy implementation of both single length and double length addition and subtraction. The C_X input is intended to be connected to the Z output of the Am2903A to facilitate execution of some of the Am2903A special instructions. The C_0 pin is to be connected to the C_n pin of the least significant Am2901 or Am2903A and the C_n pin of the Am2902A.

Am2904 Instruction Set

The Am2904 is controlled by manipulating the 13 instruction lines, $I_{0.12}$, together with the nine enable lines, \overline{CE}_{M} , \overline{CE}_{μ} , \overline{E}_{Z} , \overline{E}_{C} , \overline{E}_{N} , \overline{E}_{OVR} , \overline{OE}_{Y} , \overline{OE}_{CT} , \overline{SE} . Most systems will save on microword bits by tying some of these lines to a fixed level or by connecting certain lines together, or by decoding microinstructions to generate appropriate Am2904 controls.

Status Registers

Instruction lines l_5 , l_4 , l_3 , l_2 , l_1 , l_0 control the Status Registers. Below, these lines are referred to as two octal digits.

Micro Status Register (μSR)

The instruction codes for the Micro Status Register fall into three groups: Bit Operations, Register Operations and Load Operations (See Table 1 and Map 1). All operations require that \overline{CE}_{μ} be LOW to operate.

TABLE 1. MICRO STATUS REGISTER INSTRUCTION CODES

	Bit Operations							
l ₅₄₃₂₁₀ Octal	μSR Operation	Comments						
10	0 → μ _Z	RESET ZERO BIT						
11	1 → μ _Z	SET ZERO BIT						
12	0 → μC	RESET CARRY BIT						
13	1 → µC	SET CARRY BIT						
14	0 → μN	RESET SIGN BIT						
15	$1 \rightarrow \mu_N$	SET SIGN BIT						
16	0→ μOVR	RESET OVERFLOW BIT						
17	1 → µOVR	SET OVERFLOW BIT						

	Register Operations							
I ₅₄₃₂₁₀ Octal								
00 01	M _X → μ _X	LOAD MSR TO µSR SET µSR						
02 03	$ \begin{array}{c} 1 \rightarrow \mu_X \\ M_X \rightarrow \mu_X \\ 0 \rightarrow \mu_X \end{array} $	REGISTER SWAP RESET µSR						





Figure 1. Detailed Block Diagram

TABLE 1. (Cont'd.)

Load Operations							
l ₅₄₃₂₁₀ Octal	μSR Operation	Comments					
06, 07	IS→ MZ IS→ MS IS→ MS I	LOAD WITH OVERFLOW RETAIN					
30, 31 50, 51 70, 71	IONB→ ħONB	LOAD WITH CARRY INVERT					
04, 05 20-27 32-47 52-67 72-77	IZ→ µZ IC→ µC IN→ µN IOVR→ µOVR	LOAD DIRECTLY FROM Iz, Ic, In, Iovr					

Note: The above table assumes $\overline{CE}\mu$ is LOW.

MAP 1. MICRO STATUS REGISTER INSTRUCTION CODES



Notes: 1. All unmarked locations are a load direct from IZ, IC, IN, IOVR.

Instruction Codes 108 to 178 are BIT operations. These operations set or reset the individual bits in the μ SR.

Instruction Codes 008 to 038 are REGISTER operations. These operations affect all bits in the μSR .

This instruction loads the μ SR with the contents of the MSR while loading the MSR from the Y inputs and is further explained under "INTER-RUPTS".

018 This instruction SETS all μ SR bits.

028 This instruction SWAPS the contents of the μ SR and the MSR. It will also COPY one register to the other if the register to be copied is not enabled.

038 This instruction RESETS all μ SR bits.

All instruction codes except those mentioned in the above two sections cause a LOAD operation from the Iz, I_C, I_N, I_{OVR} inputs.

068, 078 When a series of arithmetic operations are being executed sometimes it is not necessary to test for an overflow condition after *each* operation, but rather it is sufficient simply to know that an overflow occurred during any one of the operations. Use of these instructions captures the overflow condition by loading the μSR overflow bit with the LOGICAL-OR of its present state and loyR. Thus, once an overflow occurs, μOVR will remain set throughout the remaining operations.

30₈, 31₈, These instructions cause a load from the I inputs, 50₈, 51₈, but invert the carry bit. The reason for this is explained more fully under the "BORROW SAVE" section.

All The remaining instructions load the μ SR directly others from the Iz, Ic, I_N, I_{OVR} inputs.

Machine Status Register (MSR)

The instruction codes for the MSR fall into two groups; REGISTER Operations and LOAD Operations. All operations require that $\overline{\text{CE}_M}$ be LOW to operate (See Table 2 and Map 2). BIT operations are accomplished by the use of Register or Load Operations with the $\overline{\text{E}_Z}$, $\overline{\text{E}_C}$, $\overline{\text{E}_N}$, $\overline{\text{E}_{OVR}}$ inputs selectively set LOW.

Instruction codes 00_8 - 03_8 and 05_8 are REGISTER operations. They affect only those bits enabled by \overline{E}_Z , \overline{E}_C , \overline{E}_N , \overline{E}_{OVR} .

 00_8 This instruction loads the MSR from the Y inputs while transferring the present contents to the μ SR. The use of this instruction is further explained under "INTERRUPTS".

O18 This instruction SETS all enabled MSR bits.

02₈ This instruction SWAPS the contents of the μSR and the MSR. It will also COPY one register to the other if the register to be copied is not enabled.

This instruction RESETS all enabled MSR bits.
 This instruction COMPLEMENTS all enabled MSR bits.

All instruction codes except those mentioned in the above section cause a LOAD operation from the IZ, IC, IN, IOVR inputs.

O48 The Am2904 Shift Linkage Multiplexer allows for shifts and rotates through the MSR CARRY bit. Some machines require a shift or rotate through the OVERFLOW bit. By using this code, which swaps the contents of the MSR CARRY bit (M_C) and OVERFLOW bit (M_{OVR}), the shift or rotate can be made to appear to take place through the OVERFLOW bit. The procedure is to swap the bits, shift or rotate (any number or positions) then swap the bits again.

TABLE 2. MACHINE STATUS REGISTER INSTRUCTION CODES


	Register Operations								
l ₅₄₃₂₁₀ Octal									
00	$Y_X \rightarrow M_X$	LOAD YZ, YC, YN, YOVR TO MSR							
01	1 → M _X	SET MSR							
02	$\begin{vmatrix} 1 \rightarrow M_X \\ \mu_X \rightarrow M_X \end{vmatrix}$	REGISTER SWAP							
03	0→M _X	RESET MSR							
05	$\overline{M}_{X} \rightarrow M_{X}$	INVERT MSR							

	Load Operations							
I ₅₄₃₂₁₀ Octal	MSR Operation	Comments						
04	I _Z → M _Z M _O V _R → M _C I _N → M _N M _C → M _O V _R	LOAD FOR SHIFT THROUGH OVERFLOW OPERATION						
10, 11 30, 31 50, 51 70, 71	IZ→MZ IC→MC IN→MN IOVR→MOVR	LOAD WITH CARRY INVERT						
06, 07 12-27 32-47 52-67 72-77	IZ→MZ IC→MC I _N →M _N IOVR→MOVR	LOAD DIRECTLY FROM IZ, IC IN, IOVR						

Notes: 1. The above tables assume \overrightarrow{CE}_M , \overrightarrow{E}_Z , \overrightarrow{E}_C , \overrightarrow{E}_N , \overrightarrow{E}_{OVR} are LOW.

A shift-through-carry instruction loads M_C irrespective of I₅-I₀.

MAP 2. MACHINE STATUS REGISTER INSTRUCTION CODES



068, 078 These instructions load the MSR directly from the 128-278 I_Z , I_C , I_N , I_{OVR} inputs.

32₈-47₈ 52₈-67₈

72₈-77₈

108, 118 These instructions cause a load from the I inputs

30g, 31g but invert the CARRY bit. The reason for this is 50g, 51g explained more fully under the 'BORROW SAVE'

708, 718 section.

Condition Code Multiplexer

The two instruction lines I_4 , I_5 select whether the μ SR, the MSR or the direct inputs I_2 , I_C , I_N , I_{OVR} are used as the inputs to the Y output buffer and the CT output (see Tables 3 and 4).

The four instruction lines I₃, I₂, I₁, I₀ will select one of 16 possible operations to be carried out on the input bits, the result being routed to the Conditional Test Output (CT). Eight of the operations supply an individual status bit or its complement to the CT output. Another four do more complex operations while the remaining four are the complemented results of these (See Table 4).

The more complex operations are intended to follow the calculation A-B to give an indication of which is the larger (A, B unsigned) or more positive (A, B in 2's complement form). See Table 5.

Instruction codes 168 and 178 form the EXCLUSIVE-OR and the EXCLUSIVE-NOR functions of M_N and I_N . The use of these instructions is explained under "NORMALIZING".

TABLE 3. Y OUTPUT INSTRUCTION CODES

ΘEγ	I ₅	14	Y Output	Comment
Н	Х	Х	z	Output Off High Impedance
L	L	Х	$\mu_i \rightarrow Y_i$	See Note 1
L	Н	L	$M_{i} \rightarrow Y_{i}$	
L	Н	Н	$I_{i} \rightarrow Y_{i}$	

Notes: 1. For the conditions:

I₅, I₄, I₃, I₂, I₁, I₀ are LOW, Y is an input. $\overline{\text{OE}}_{Y}$ is "Don't Care" for this condition.

2. X is "Don't Care" condition.

	TABLE 4. CONDITION CODE OUTPUT (CT) INSTRUCTION CODES											
I ₃ - 0 HEX	l ₃	I ₂	11	10	I ₅ = I ₄ = 0	i ₅ = 0, i ₄ = 1	l ₅ = 1, l ₄ = 0	I ₅ = I ₄ = 1				
0	0	0	0	0	(μN⊕μOVR) + μz	(μN⊕μOVR) + μZ	(M _N ⊕M _{OVR}) + M _Z	(In⊕lova) + Iz				
1	0	0	0	1	(μN⊙μOΛΒ).μZ	(μN⊙μOΛΒ). <u>h</u> Z	(M _N ⊙M _{OVR})•M _Z	(In⊙lova)•Īz				
2	0	0	1	0	μn⊕μονR	<i>μ</i> ν⊕μονβ	Mn⊕Movr	In⊕lova				
3	0	0	1	1	μ _N ⊙μ _O VR	μN⊙μOVR	MN⊙MOVR	INOIOVR				
4	0	1	0	0	μZ	<u> </u>	MZ	I _Z				
5	0	1	0	1	μ Ζ	μ Ζ	M _Z	Ī _Z				
6	0	1	1	0	#OVR	#OVR	Movr	LOVR				
7	0	1	1	1	HOVR	ΨOVR	Movr	<u>Īo</u> vr				
8	1	0	0	0	μC + μZ	μC + μZ	Mc + Mz					
9	1	0	0	1	μ _C ·μ _Z	μc*μz	M _C ·M̃ _Z	IC•[Z(2)				
Α	1	0	1	0	<u>#</u> C	<u>#</u> C	M _C					
В	1	0	1	1	<u>F</u> c	<u>и</u> С	I M _C	<u>인</u>				
С	1	1	0	0	μ _C + μ _Z	μ _C + μ _Z	M _C + M _Z					
D	1	1	0	1	μC·μZ	μ <u>C*</u> μ <u>Z</u>	Mc•Mz	lc•lz				
E	1	1	1	0	I _N ⊕M _N	<u>μ</u> Ν	MN	<u> </u> N				
F	1	1	1	1	IN⊙MN	ΨN	M _N	ĪN				

NOTES: 1. ⊕ Represents EXCLUSIVE-OR

2. Correct code as stated.

TABLE 5. CRITERIA FOR COMPARING TWO NUMBERS FOLLOWING "A MINUS B" OPERATION

	For Uns	gned Numb	pers	For 2's Complement Numbers			
		l ₃₋₀			l ₃₋₀		
Relation	Status	CT = H	CT = L	Status	CT = H	CT = L	
A = B	Z = 1	4	5	Z = 1	4	5	
A≠B	Z = 0	5	4	Z = 0	5	4	
A≥B	C = 1	A	В	N⊙OVR = 1	3	2	
A < B	C = 0	В	Α	N⊕OVR = 1	2	3	
A > B	C• Z = 1	D	С	(N⊙OVR)•Z = 1	1	0	
A≤B	C + Z = 1	С	D	(N⊕OVR) + Z = 1	0	1	

⊕ = Exclusive OR

H = HIGH

Note: For Am2910A the CC input is active LOW, so use I₃₋₀ code to produce CT = L for the desired test.

⊙ = Exclusive NOR

L = LOW

Shift Linkage Multiplexer

The five instruction lines I_{10} , I_{9} , I_{8} , I_{7} , I_{6} control the SHIFT LINKAGE multiplexer. All instructions set up the linkages for both the ALU shifter (RAM shifter on the Am2901C) and the Q register.

UP and DOWN shifts are decided by I₁₀ which should be connected to I₈ of the Am2903A's instruction lines or I₇ of the Am2901's instruction lines. A wide range of input and output connections are provided, allowing for single or double length shifting or rotating with or without the use of the MSR CARRY or SIGN bits (See Table 6).

In the following discussion of some of the shifts the instruction codes are given as two octal digits AB; A represents I_{10} , I_{9} , B represents I_{8} , I_{7} , I_{6} .

When adding and down shifting on the same microcycle, (i.e., when doing multiplication or averaging) the shifter input must be the present CARRY, I_C, rather than the carry resulting from the last cycle (M_C). Instruction Code 13₈ accomplishes this for unsigned arithmetic. For 2's complement arithmetic, the required shifter input is: I_N \oplus I_{OVR}. This is provided by Instruction Code 16₈.

Instruction Codes 148, 158, 178 provide the RIGHT ROTATE THROUGH CARRY, ROTATE BRANCH CARRY and ROTATE WITHOUT CARRY functions respectively.

Instruction Codes 348, 358, 378 provide the LEFT ROTATE THROUGH CARRY, ROTATE BRANCH CARRY and ROTATE WITHOUT CARRY functions respectively.

The shift outputs are in the high-impedance state unless $\overline{\text{SE}}$ is LOW.

Loading of the M_C bit by a shift operation overrides any loading or holding of the M_C bit by MSR Instructions ($I_{0.5}$, $\overline{\text{CE}}_{M}$ and \overline{E}_{C}).

"CARRY-IN" Control Multiplexer

The two instruction lines I_{12} , I_{11} control the source of the CARRY output (C₀).

When
$$I_{12} = 0$$
 $C_0 = I_{11}$

When $I_{12}=1$ and $I_{11}=0$, the external carry input C_{χ} is presented to the carry output.

When $I_{12}=I_{11}=1$ the carry output is selected from μ_C , $\overline{\mu}_C$, MC or \overline{M}_C as defined by I_5 , I_3 , I_2 , I_1 (See Table 7).

APPLICATIONS

Borrow - Save

One of the capabilities of the Am2900 Family is the complete emulation of other processing machines. One requirement of an emulator is that, when a calculation is being performed, not only must the answer obtained from the Am2900 chips be the same as that from the machine being emulated, but after each machine level instruction, the status bits must be identical.

Represents EXCLUSIVE-NOR or coincidence.

TABLE 6. SHIFT LINKAGE MULTIPLEXER INSTRUCTION CODES										
l ₁₀	lg	lg	17	16	M _C RAM Q	SIO ₀	SIOn	QIO ₀	QIOn	Loaded into M _C
0	0	0	0	0	MSB LSB MSB LSE	z	0	Z	0	
0	0	0	0	1		Z	1	z	1	
0	0	0	1	0		z	0	z	M _n	SIO ₀
0	0	0	1	1		z	1	z	SIO ₀	
0	0	1	0	0		z	MC	z	SIO ₀	
0	0	1	0	1	_ M _N	Z	M _N	z	SIO ₀	
0	0	1	1	0		z	0	z	SIO ₀	
0	0	1	1	1		Z	0	z	SIO ₀	QIO ₀
0	1	0	0	0		z	SiO ₀	z	QIO ₀	SIO ₀
0	1	0	0	1		z	MC	z	QIO ₀	SIO ₀
0	1	0	1	0		z	SIO ₀	z	QIO ₀	
0	1	0	1	1	Ic - - - - - - - - - -	z	lc	z	SIO ₀	
0	1	1	0	0		z	Mc	z	SIO ₀	QIO ₀
0	1	1	0	1	In⊕ love	Z	QIO ₀	z	SIO ₀	QIO ₀
0	1	1	1	0		z	In ® Iovr	z	SIO ₀	
0	1	1	1	1		z	QIO ₀	z	SIO ₀	
1	0	0	0	0	MSB LSB MSB LSB	0	z	0	z	SIOn
1	0	0	0	1		1	z	1	z	SIOn
1	0	0	1	0		0	z	0	z	
1	0	0	1	1		1	z	1	z	
1	0	1	0	0		QIOn	z	0	z	SIOn
1	0	1	0	1		QIOn	z	1	z	SIOn
1	0	1	1	0		QIOn	z	0	z	
1	0	1	1	1		QIOn	z	1	z	
1	1	0	0	0		SIOn	z	QIOn	z	SIOn
1	1	0	0	1		Mc	z	QIOn	z	SIOn
1	1	0	1	0		SIOn	z	QIOn	z	
1	1	0	1	1		M _C	z	0	z	
1	1	1	0	0		QIOn	z	MC	z	SIOn
1	1	1	0	1		QIOn	z	SiOn	z	SIOn
1	1	1	1	0		QIOn	z	MC	z	
1	1	1	1	1		QIOn	z	SIOn	z	

Notes: 1. Z = High-impedance (outputs off) state.
2. Outputs enabled and M_C loaded only if $\overline{\text{SE}}$ is LOW.
3. Loading of M_C from I₁₀₋₆ overrides control from I₅₋₀, $\overline{\text{CE}}_{\text{M}}$, $\overline{\text{E}}_{\text{C}}$.

TABLE 7. CARRY-IN CONTROL MULTIPLEXER INSTRUCTION CODES

l ₁₂	l ₁₁	l ₅	l ₃	l ₂	I ₁	C ₀
0	0	Х	Х	Х	Х	0
0	1	Х	Х	Х	Х	1
1	0	Х	Х	Х	Х	CX
1	1	0	0	Х	X	μC
1	1	0	Х	1	Х	μC
1	1	0	Х	Х	1	μC
1	1	0	1	0	0	$\overline{\mu}_{\mathbb{C}}$
1	1	1	0	Х	Х	MC
1	1	1	Х	1	Х	Mc
1	1	1	Х	Х	1	MC
1	1	1	1	0	0	M _C

There are alternative methods for subtracting in a digital machine and the state of the CARRY after the calculation depends on the method. For instance, the subtraction of 0100 from 1010 by the 2's complement add method generates a result of 0110 with a CARRY. Direct subtraction however, yields an answer of 0110 with no BORROW.

Many machines store the state of the CARRY for subtract operations, and this is the recommended method for maximum effective use of the Am2904, but, to allow those machines which store the BORROW to be efficiently emulated, the Am2904 has allocated special instructions. Using these codes causes the CARRY bit to be inverted before storage in the status registers and also re-inverts these status bits before using them as carry inputs. These codes are 10₈, 11₈, 30₈, 31₈, 50₈, 51₈, 70₈, 71₈ (1₅₋₀).

Notice that when these codes are used to load the inverted CARRY to either of the status registers, the CT output selected by the Condition Code Multiplexer assumes the CARRY is inverted and still defines whether A > B or $A \le B$ (See Table 4).

Similarly, when doing a compare on a machine which saves the BORROW, testing for A > B, $A \le B$ forces the complement of the CARRY to be stored in the status registers (See Tables 1 and 2).

Normalizing

Normalizing is the process of stripping off all leading sign bits until the two most significant bits are complementary. The Am2904 facilitates both single and double length normaliza-

tion in the Am2901 and the Am2903A. When using the NORMALIZE special instructions with the Am2903A, the EXCLUSIVE-OR of the most significant two bits is generated at the Cn+4 pin of the most significant Am2903A. The EXCLUSIVE-OR of the two bits next to the most significant bit is also generated at the OVR pin. The procedure for normalizing then is to loop on the normalize instruction with a branch condition on the Cn+4 state or the OVR state, depending on the architecture employed. The Cn + 4 or OVR output is routed to the Am2910 CC input through the Am2904 Condition Code multiplexer. As the contents of the status registers always refer to the last cycle, not the present one, the last operation in normalizing is to downshift, bringing the sign bit (MN) back into the most significant bit position. This is achieved using the shift operations 058 (I₁₀₋₆) for double length normalizing, and 028 for single length normalizing. For more details regarding normalizing with the Am2903A see the Am2903A data sheet.

The Am2901 does not have the EXCLUSIVE–OR gates to help with normalizing, so the Am2904 includes in the Condition Code multiplexer the EXCLUSIVE–OR and EXCLUSIVE–NOR functions of M_N (the sign bit resulting from the last operation) and I_N (the sign bit resulting from the present operation). Instruction codes 16g and 17g (I5-0) form the EXCLUSIVE–OR and EXCLUSIVE–NOR functions of M_N and I_N .


Interrupts


Some machines allow interrupts only at the machine instruction level while others allow them at the microinstruction level. The Am2904 is designed to handle both cases.

When the machine is interrupted, it is necessary to store the contents of either the MSR (machine instruction level interrupts) or both the status registers (micro instruction level interrupts) into an external store. This transfer is intended to take place over the Y input/output pins (See Table 3).

After the interrupt has been serviced the registers must be restored to their pre-interrupt state. This is accomplished by two operations of instruction 00_8 (1_{5-0}) which loads the MSR from the Y inputs while loading the μ SR from the MSR. Thus, the pre-interrupt contents of the μ SR are first loaded to the MSR (first instruction 00_8), then this data is transferred to the μ SR while the MSR is restored to its pre-interrupt state (second instruction 00_8).

In controllers and some other microprogrammed machines the applications program itself is often in the microprogram memory; that is, there is no macroinstruction set. These machines require only a microstatus register since there is no separate machine status. The MSR in the Am2904 can be used as a one-level stack on the microstatus register. When an interrupt occurs, the μSR and the MSR are simply swapped (I₅₋₀ = 02_B).





ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
(Case) Temperature Under Bias55 to +125°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs for
High Output State0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
DC Output Current, Into Outputs30 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC Input Current-30 mA to +5.0 mA

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+ 4.75 V to + 5.25 V
Military (M) Devices	
Temperature (T _C)	55 to +125°C
Supply Voltage (Vcc)	+ 4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified; Included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted for APL products.

Parameter Symbol	Parameter Description	-	Test Conditions (N	ote 2)	Min.	Typ. (Note 1)	Max.	Units
			I _{OH} = -1.6 mA Y _Z , Y _C , Y _N , Y _{OVR}		2.4			Volts
Vон	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -0.8 \text{ mA}$ SIO_0 , SIO_n , QIO_0 QIO_n , CT, CO		2.4			Volts
			Yz, Yc	I _{OL} = 24 mA (COM'L			0.5	
VOL	Output LOW Voltage	V _{CC} = Min.,	YN, YOVR	I _{OL} = 16 mA (MIL)			0.5	Volts
		V _{IN} = V _{IH} or V _{IL}	SIO ₀ , QIO ₀ , CT, SIO _n , QIO _n , CO	I _{OL} = 8mA			0.5	
V _{IH}	Input HIGH Voltage	Guaranteed Input	Logical HIGH Voltage fo	or all inputs (Note 6)	2.0			Volts
V _{IL}	Input LOW Voltage	Guaranteed Input	Logical LOW Voltage for	r all inputs (Note 6)			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -	-18 mA			L	-1.5	Volts
			СР				-0.7	
			CE _M , CE _μ				-1.8	
],,	Iz, Ic, IN, IOVR				-1.2	
lı∟	Input LOW Current	$V_{CC} = Max.,$ $V_{IN} = 0.5 \text{ V}$		ova			-0.45	mA
		SE, SIO ₀ , SIO QIO ₀ , QIO _n				-1.	- 1.35	
			CP, I ₀ -I ₁₂ , Ē _Z , Ē _C , Ē _N , Ē _{OVR} , ŌĒ _Y , ŌĒ _{CT} , C _X			20		
		, Mari	CE _M , CE _μ				80]
lін	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V				60	μA	
		""				110		
			Yz, Yc, Yn, Yovr			<u> </u>	70	
l _l	Input HIGH Current	V _{CC} = Max., V _{IN} =	= 5.5 V		<u> </u>		1.0	mA
			ст	V _O = 2.4			50	
			C1	V _O = 0.5	L		-50	
lozн	Off State (High Impedance)	V _{CC} = Max.	SIO0, SIOn, QIOO, C	$V_0 = 2.4$			110	
lozl	Output Current	V _{CC} = Max.	VCC = Max. (Note 4)	V _O = 0.5	ļ		- 1350	μΑ
	1	Yz, Yc, Yn, Yovr	V _O = 2.4			70		
			(Note 4)	V _O = 0.5			-450	
los	Output Short-Circuit Current (Note 3)	V _{CC} = 5.75 V, V _O	75 V, V _O = 0.5 V		-30		-85	mA
		Current V _{CC} = Max.	00140	= 0°C to + 70°C			318	
loc	Power Supply Current		COM'L T _A	= + 70°C			262	mA.
ICC (Note 5)		1	$T_C = -55^{\circ}C \text{ to } + 125^{\circ}C$				348	1
			MIL T	= + 125°C			222	1

Notes: 1. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

- 2. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.
 - 3. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
 - 4. These are three-state outputs internally connected to TTL inputs. Input Characteristics are measured with output enables HIGH.

5. Worst-case ICC is at minimum temperature.

6. These input levels provide zero noise immunity and should only be static tested in a noise-free environment (not functionally tested.)

SWITCHING CHARACTERISTICS

The following tables define the Am2904 switching characteristics. Tables A are setup and hold times relative to the clock LOW-to-HIGH transition; Tables B are combinational delays; Tables C are clock requirements. All measurements are made at 1.5 V with input levels at 0 V or 3 V. All values are in ns. All outputs have maximum DC loading.

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

A. Setup and Hold Times (ns)

Input	ts	th
Iz, In, IOVR	14	5
IC (I ₁ I ₂ I ₃ = 001)	27	5
I _C (l ₁ l ₂ l ₃ ≠ 001)	14	5
<u>CE</u> μ	18	3
CEM	23	3
Ez, Ec, En, Eovr	22	3
10 - 15	41	1
16-110	40	1
SE	36	0
Y_Z , Y_C , Y_N , Y_{OVR} ($I_{0-5} = LOW$)	15	5
SIO ₀ , SIO _n , QIO ₀ , QIO _n	20	5

B. Combinational Delays (ns)

From (Input)	To (Output)	tpd
Iz, Ic, IN, IOVR	Yz, Yc, Yn, Yovr	38
CP	Yz, Yc, Yn, Yovr	41
l ₄ , l ₅	Yz, Yc, Yn, Yovr	35
Iz, Ic, In, IOVR	СТ	33
CP	СТ	36
10 - 15	СТ	33
C _X	CO	20
CP	CO	27
l ₁ , ₂ , ₃ , ₅ , ₁₁ , ₁₂	CO	39
SIO _n , QIO _n	SIO ₀	19
SIO ₀ , QIO ₀	SIOn	19
IC, IN, IOVR	SIOn	26
SIOn, QIOn	QIO ₀	19
SIO ₀ , QIO ₀	QIOn	19
СР	SIO ₀ , SIO _n , QIO ₀ , QIO _n	30
l ₆ -l ₁₀	SIO ₀ , SIO _n , QIO ₀ , QIO _n	26

C. Clock Requirements (ns)

Minimum Clock LOW Time	20
Minimum Clock HIGH Time	20

D. Enable/Disable Times (ns)

 C_L = 5.0 pF for output disable tests measured to 0.5 V change of output voltage level.

From (Input)	To (Output)	Enable	Disable
ŌĒ _{CT}	СТ	23	18
SE	SIO ₀ , SIO _n QIO ₀ , QIO _n	30	16
I ₁₀	SIO ₀ , SIO _n QIO ₀ , QIO _n	39	29
ŌĒγ	Yz, Yc, Yn, Yovr	26	21
10-15	Yz, Yc, Yn, Yovr	28	40

GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

(Included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted)

A. Setup and Hold Times (ns)

Input	t _s	t _h
Iz, IN, IOVR	15	5
I _C (I ₁ I ₂ I ₃ = 001)	28	5
I _C (I ₁ I ₂ I ₃ ≠ 001)	15	5
CEμ	20	3
CEM	23	4
ĒZ, ĒC, ĒN, ĒOVR	23	4
l ₀ – l ₅	48	2
l ₆ - l ₁₀	44	2
SE	40	0
Y _Z , Y _C , Y _N , Y _{OVR} (1 ₀₋₅ = LOW)	16	6
SIO ₀ , SIO _n , QIO ₀ , QIO _n	20	5

B. Combinational Delays (ns)

From (Input)	To (Output)	tpd
Iz, IC, IN, IOVR	Yz, Yc, Yn, Yovr	40
CP	Yz, Yc, Yn, Yovr	45
14, 15	Yz, Yc, Yn, Yovr	38
Iz, IC, IN, IOVR	СТ	44
CP	СТ	40
10 - 15	СТ	41
CX	СО	22
CP	CO	28
l ₁ , 2, 3, 5, 11, 12	СО	42
SIO _n , QIO _n	SIO ₀	20
SIO ₀ , QIO ₀	SIOn	20
IC, IN, IOVR	SIOn	29
SIO _n , QIO _n	QIO ₀	20
SIO ₀ , QIO ₀	QIOn	20
СР	SIO ₀ SIO _n , QIO ₀ , QIO _n	32
l ₆ -l ₁₀	SIO ₀ , SIO _n , QIO ₀ , QIO _n	31

C. Clock Requirements (ns)


Minimum Clock LOW Time	25
Minimum Clock HIGH Time	25


D. Enable/Disable Times (ns)

C_L = 5.0 pF for output disable tests measured to 0.5 V change of output voltage level.

From (Input)	To (Output)	Enable	Disable
OE _{CT}	СТ	25	18
SE	SIO ₀ , SIO _n QIO ₀ , QIO _n	35	20
110	SIO ₀ , SIO _n QIO ₀ , QIO _n	43	32
ŌĒY	YZ, YC, YN, YOVR	28	23
10-15	Yz, Yc, Yn, Yovr	30	41

SWITCHING TEST CIRCUITS





A. Three-State Outputs

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/1K}$$

B. Normal Outputs

$$R_2 = \frac{1}{I_{OH}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/R_2}$$

Notes: 1. C_L = 50 pF includes scope probe, wiring and stray capacitances without device in text fixture. 2. S₁, S₂, S₃ are closed during function all tests and AC tests except output enable tests.

S₁ and S₂ are closed while S₂ is open for tp_{ZH} test.
S₁ and S₂ are closed while S₃ is open for tp_{ZL} test.
4. C_L = 5.0 pF for output disable tests.

TEST OUTPUT LOADS FOR Am2904

Pin # (DIP)	Pin Label	Test Circuit	R ₁	R ₂
25	C ₀	В	470	3K
27	СТ	A	430	1K
28	Yovr	A	220	1K
29	YN	A	220	1K
31	Yc	A	220	1K
32	YZ	A	220	1K
33	QIOn	A	430	1K
34	QIO ₀	A	430	1K
35	SIOn	A	430	1K
36	SIO ₀	A	430	1K

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:


- 1. Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to VCC changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground


cable may allow the ground pin at the device to rise by 100s of millivolts momentarily.

- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach VIL or VIH until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 3.0 V for AC tests.
- 5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.


SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS







INPUT/OUTPUT CIRCUIT DIAGRAM




A. Driving Output



B. Driven Input





*For reference only.

ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA	(205	882-9122	MARYLAND		
ARIZONA,			MASSACHUSETTS		
Tempe		242-4400	MINNESOTA		
Tucson	(602	792-1200		(314) 275-4	
CALIFORNIA,	(0.0			(201) 299-0	0002
	(213		NEW YORK,	(0.15) .555	
Newport Beach		752-6262		(315) 457-5	
	(619			(914) 471-6	
	(408			(516) 364-8	
Woodland Hills		992-4155		(919) 847-6	
COLORADO		741-2900		(503) 245-0	080
CONNECTICUT,		004 7000	OHIO,	(01.1) 001.0	
FLORIDA	(203) 264-7800		(614) 891-6	3455
FLORIDA,	(010	E00 0074	PENNSYLVANIA,	(015) 000 0	
Clearwater		530-9971		(215) 398-8	
Ft. Lauderdale) 484-8600		(215) 657-3	3101
Orlando) 729-0496) 859-0831	TEXAS,	(512) 346-7	
GEORGIA					
ILLINOIS) 449-7920		(214) 934-9	
INDIANA) 773-4422) 244-7207		(713) 785-9	
KANSAS		,		(206) 455-3	
KANSAS	(913) 451-3115	WISCONSIN	(414) 782-7	748
	INTERN	ATIONAL	SALES OFFICES		
BELGIUM,			HONG KONG.		
	TEL:(02)	771 00 02		TEL: 3-69	E077
Diuxelles	FAX:(02)		KOWIOOII	FAX: 123	
	TLX:			TLX:50	
CANADA, Ontario,	1LX	01020	ITALY Milana	TEL:(02) 3390	
	TEL: (613	a) 502.0000	TTACT, WIIIano	FAX:(02) 3496	
	TEL: (416			TLX:31	
***************************************	FAX:(416		IAPAN Tokyo	TEL:(03) 345-	
FRANCE.	(410) ZZ+0030	on his, rokyo	FAX:	
	TEL:(01) 4	5 60 00 55		TLX:J24064_AMDT	
uno	FAX:(01) 4		LATIN AMERICA,	TEX	KOJ
	TLX:			TEL: (305) 484-6	9600
GERMANY.		2020001	r a Laudordaio,	FAX: (305) 485-	
	TEL:(05	143) 50 55		TLX:5109554261 AME	
	FAX:(05		SWEDEN Stockholm	TEL:(08) 733 0	
	TLX:			FAX:(08) 733 2	
München	TEL:(08			TLX:1	
	FAX:(0		UNITED KINGDOM,		
	TLX:			TEL:(0925) 821	8008
Stuttgart	TEL:(0711			FAX: (0925) 82	
-	FAX:(07	11) 625187		TLX:621	
	TLX	721882	London area	TEL: (04862) 2:	2121
				FAX:(04862) 2	
				TLX:85	
	1100711 11	45DIO 444			
	NORTH AM	MERICAN	REPRESENTATIVES		
CALIFORNIA			NEW MEXICO		
I ² INC	OEM (408	988-3400	THORSON DESERT STATE	S (505) 293-	8555
		496-6868	NEW YORK		
IDAHO	•		NYCOM, INC	(315) 437-4	8343
	MKGT (208	8) 888-6071	OHIO	,	
INDIANA	·		Dayton		
CAL MADVETING CODD	(317	') 241-9276	DOLFUSS ROOT & CO	(513) 433-	6776
SAI MARKETING CORP.				, ,	
IOWA	•		Strongsville		
IOWA) 377-4666		(216) 238-	0300
IOWA LORENZ SALES MICHIGAN	(319	•	DOLFUSS ROOT & CO PENNSYLVANIA	• •	
IOWA LORENZ SALES MICHIGAN	•	•	DOLFUSS ROOT & CO PENNSYLVANIA	(216) 238-	
IOWA LORENZ SALESMICHIGAN SAI MARKETING CORP . NEBRASKA	(318	3) 227-1786	DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO UTAH	(412) 221~	4420
IOWA LORENZ SALESMICHIGAN SAI MARKETING CORP . NEBRASKA	(319	3) 227-1786	DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO UTAH	• •	4420
IOWA LORENZ SALESMICHIGAN SAI MARKETING CORP . NEBRASKA	(318	3) 227-1786	DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO UTAH	(412) 221~	4420

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA
TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

© 1987 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-8M-01/87-0