

DESCRIPTION

The MP62260/MP62261 Power Distribution Switch features internal current limiting to prevent damage to host devices due to faulty load conditions. The MP62260/MP62261 operates from 2.7V to 5.5V nominal input voltage and includes a 45mΩ Power MOSFET to handle up to 2A continuous load with a 3A typical current limit. The MP62260/MP62261 has built-in protection for both over current and increased thermal stress. For over-current protection (OCP), the device will limit the current by going into a constant current mode.

When continuous output overload condition exceeds power dissipation of the package, the thermal protection will shut the part off. The device will recover once the device temperature reduces to approx 120°C.

The MP62260/MP62261 is available in SOIC8 package.

FEATURES


- 2A Continuous Current
- 3A accurate Current Limit
- 2.7V to 5.5V Supply Range
- 90μA Quiescent Current
- 50mΩ MOSFET
- Thermal-Shutdown Protection
- Under-Voltage Lockout
- 8ms FLAG Deglitch Time
- No FLAG Glitch During Power Up
- Reverse Current Blocking
- Active High & Active Low Options

APPLICATIONS

- Smartphone and PDA
- Portable GPS Device
- Notebook PC
- Set-top-box
- Telecom and Network Systems
- PC Card Hot Swap
- USB Power Distribution

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



(*is active high for MP62261)


ORDERING INFORMATION

Part Number	Enable	Switch	Maximum Continuous Load Current	Typical Short-Circuit Current @ T _A =25°C	Package	Top Marking	Free Air Temperature (T _A)
MP62260DS*	Active Low	Single	2A	3A	SOIC8	TBD	-40°C to +85°C
MP62261DS	Active High	Single	2A	3A	SOIC8	TBD	

* For Tape & Reel, add suffix -Z (e.g. MP62260DS-Z).

For RoHS Compliant Packaging, add suffix -LF (e.g. MP62260DS-LF)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

IN	-0.3V to +6.0V
EN, FLAG, OUT to GND	-0.3V to +6.0V
Continuous Power Dissipation (T _A = +25°C) ⁽²⁾	
SOIC8	1.4W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C
Operating Junct. Temp. (T _J)	-40°C to +125°C

Thermal Resistance ⁽³⁾	θ_{JA}	θ_{JC}
SOIC8	90	42... °C/W

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS ⁽⁴⁾
 $V_{IN}=5V$, $T_A=+25^{\circ}C$, unless otherwise noted.

Parameter	Condition	Min	Typ	Max	Units
IN Voltage Range		2.7		5.5	V
Supply Current	Device Enabled, $I_{OUT}=0$	70	90	120	μA
Shutdown Current	Device Disabled, $V_{OUT}=\text{float}$, $V_{IN}=5.5V$		1	1.5	μA
Off Switch Leakage	Device Disabled, $V_{IN}=5.5V$		1	1.5	μA
Current Limit		2.2	3	3.8	A
Trip Current	Current Ramp (slew rate $\leq 100A/s$) on Output	2.3	3.3	4.3	A
Under-voltage Lockout	Rising Edge	1.95	2.30	2.65	V
Under-voltage Hysteresis			250		mV
FET On Resistance	$I_{OUT}=100mA$ and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$		50	75	m Ω
EN Input Logic High Voltage		2			V
EN Input Logic Low Voltage				0.8	V
FLAG Output Logic Low Voltage	$I_{SINK}=5mA$		0.16	0.4	V
FLAG Output High Leakage Current	$V_{IN}=V_{FLAG}=5.5V$		0.01	1	μA
Thermal Shutdown			140		$^{\circ}C$
Thermal Shutdown Hysteresis			20		$^{\circ}C$
V_{OUT} Rising Time, T_r ⁽⁵⁾	$V_{IN}=5.5V$, $C_L=1\mu F$, $R_L=5\Omega$	0.4	0.9	2	ms
	$V_{IN}=2.7V$, $C_L=1\mu F$, $R_L=5\Omega$	0.8	1.7	3	ms
V_{OUT} Falling Time, T_f ⁽⁵⁾	$V_{IN}=5.5V$, $C_L=1\mu F$, $R_L=5\Omega$	0.005	0.1	0.5	ms
	$V_{IN}=2.7V$, $C_L=1\mu F$, $R_L=5\Omega$	0.005	0.075	0.5	ms
Turn On Time, T_{on} ⁽⁶⁾	$C_L=100\mu F$, $R_L=5\Omega$	0.8	1.6	3	ms
Turn Off Time, T_{off} ⁽⁶⁾	$C_L=100\mu F$, $R_L=5\Omega$	1	2.6	10	ms
FLAG Deglitch Time		4	8	15	ms
EN Input Leakage		-1	0.01	1	μA
Reverse Leakage Current	$V_{OUT}=5.5V$, $V_{IN}=GND$		0.2	1	μA

Notes:

- 4) Production test at $+25^{\circ}C$. Specifications over the temperature range are guaranteed by design and characterization.
 5) Measured from 10% to 90% output signal.
 6) Measured from (50%) EN signal to (90%) output signal.

PIN FUNCTIONS

Pin # SOIC8	Name	Description
1	GND	Ground.
2, 3	IN	Input Voltage. Accepts 2.7V to 5.5V input.
4	$\overline{\text{EN}}^*$	Active Low: (MP62260), Active High: (MP62261)
5	$\overline{\text{FLAG}}$	IN-to-OUT Over-current, active-low output flag. Open-Drain.
6, 7, 8	OUT	IN-to-OUT Power-Distribution Output (for all 3 output pins)

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = +25^\circ\text{C}$, unless otherwise noted.






















Figure 1—Test Circuit and Voltage Waveforms

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN}=5V$, $V_{EN}=0V$ for MP62260, $V_{CC}=5V$, $C_L=2.2\mu F$, $T_A=25^\circ C$ unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
 $V_{IN}=5V$, $V_{EN}=0V$ for MP62260, $V_{CC}=5V$, $C_L=2.2\mu F$, $T_A=25^\circ C$ unless otherwise noted.

Current Limit vs. Input Voltage

Threshold Trip Current vs. Input Voltage

Current Limit Response time vs. Peak Current

Turn On Delay and Rise Time with 1μF Load
 $I_{OUT}=2A$

Turn Off Delay and Fall Time with 1μF Load
 $I_{OUT}=2A$

Turn On Delay and Rise Time with 100μF Load
 $C_L=100\mu F$, $I_{OUT}=2A$

Turn Off Delay and Fall Time with 100μF Load
 $C_L=100\mu F$, $I_{OUT}=2A$

Short Circuit Current, Device Enabled into Short

Threshold Trip Current with Ramped Load on Enabled Device



TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

$V_{IN}=5V$, $V_{EN}=0V$ for MP62260, $V_{CC}=5V$, $C_L=2.2\mu F$, $T_A=25^\circ C$ unless otherwise noted.


Ramped Load on Enabled Device



Inrush Current with Different Load Capacitance



1Ω Load Connected to Enabled Device



FUNCTION BLOCK DIAGRAM




Figure2—MP62260/MP62261 Functional Block Diagram (*is active high for MP62261)

DETAILED DESCRIPTION

Over Current

When the load exceeds trip current (minimum threshold current triggering constant-current mode) or a short is present, MP62260/MP62261 switches into to a constant-current mode (current limit value). MP62260/MP62261 will be shutdown only if the over current condition stays long enough to trigger thermal protection.

Trigger over current protection for different overload conditions occurring in applications:

- 1) The output has been shorted or overloaded before the device is enabled or input applied. MP62260/MP62261 detects the short or overload and immediately switches into a constant-current mode.
- 2) A short or an overload occurs after the device is enabled. After the current-limit circuit has been tripped (reached the trip current threshold), the device switches into constant-current mode. However, high current may flow for a short period of time before the current-limit circuit can react.
- 3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the trip current threshold is reached or until the thermal limit of the device is exceeded. The MP62260/MP62261 is capable of delivering current up to the trip current threshold without damaging the device. Once the trip threshold has been reached, the device switches into its constant-current mode.

Flag Response

The FLAG pin is an open drain configuration. This FAULT will report a fail mode after an 8ms deglitch timeout. This is used to ensure that no false fault signals are reported. This internal deglitch circuit eliminates the need for extend components. The FLAG pin is not deglitched during an over temp. or a voltage lockout.

Thermal Protection

The purpose of thermal protection is to prevent damage in the IC by allowing excessive current to flow and heating the junction. The die temperature is internally monitored until the thermal limit is reached. Once this temperature is reached, the switch will turn off and allow the chip to cool. The switch has a built-in hysteresis.

Under-voltage Lockout (UVLO)

This circuit is used to monitor the input voltage to ensure that the MP62260/MP62261 is operating correctly.

This UVLO circuit also ensures that is no operation until the input voltage reaches the minimum spec.

Enable

The logic pin disables the switch to reduce overall supply current. Once the EN pin reaches EN threshold, the MP62260/MP62261 is enabled.






APPLICATION INFORMATION

Power-Supply Considerations

Over 10 μ F capacitor between IN and GND is recommended. This precaution reduces power-supply transients that may cause ringing on the input and improves the immunity of the device to short-circuit transients.

In order to achieve smaller output load transient ripple, placing a high-value electrolytic capacitor on the output pin(s) is recommended when the load is heavy.

NOT RECOMMENDED FOR
NEW DESIGNS
REFER TO
MP5073_MP5075_MP5075L

PACKAGE INFORMATION
SOIC8

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

DETAIL "A"
NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.