

Low Noise, Matched Dual Monolithic Transistor

MAT02

FEATURES

Low Offset Voltage: 50 μV max

Low Noise Voltage at 100 Hz, 1 mA: 1.0 nV/√Hz max


High Gain (h_{FE}): 500 min at I_C = 1 mA 300 min at I_C = 1 μ A

Excellent Log Conformance: r_{BE} \simeq 0.3 Ω Low Offset Voltage Drift: 0.1 μ V/°C max Improved Direct Replacement for LM194/394

Available in Die Form

PIN CONNECTION

TO-78 (H Suffix)



NOTE

Substrate is connected to case on TO-78 package. Substrate is normally connected to the most negative circuit potential, but can be floated.

PRODUCT DESCRIPTION

The design of the MAT02 series of NPN dualm on olithic transistors is optimized for very low noise, low drift, and low $r_{\rm BE}$. Precision M on olithics' exclusive Silicon N itride "Triple-Passivation" process stabilizes the critical device parameters over wide ranges of temperature and elapsed time. Also, the high current gain ($h_{\rm FE}$) of the MAT02 is maintained over a wide range of collector current. Exceptional characteristics of the MAT02 include offset voltage of 50 μV max (A/E grades) and 150 μV max F grade. Device performance is specified over the fullmilitary temperature range as well as at 25°C.

Input protection diodes are provided across the em itter-base junctions to prevent degradation of the device characteristics due to reverse-biased em itter current. The substrate is clamped to the most negative em itter by the parasitic isolation junction created by the protection diodes. This results in complete isolation between the transistors.

The MAT02 should be used in any application where low noise is a priority. The MAT02 can be used as an input stage to make an amplifier with noise voltage of less than 1.0 nV \sqrt{Hz} at 100 Hz. O therapplications, such as log/antilog circuits, may use the excellent logging conformity of the MAT02. Typical bulk resistance is only 0.3 Ω to 0.4 Ω . The MAT02 electrical characteristics approach those of an ideal transistor when operated over a collector current range of 1 $\mu\rm{A}$ to 10 mA. For applications requiring multiple devices see MAT04 Q uad Matched Transistor data sheet.

ABSOLUTE MAXIMUM RATINGS1

Collector-Base Voltage (BV _{CBO})40 V
Collector-Em itter Voltage (BV _{CEO})
Collector-Collector Voltage (BV _{cc})40 V
Emitter-Emitter Voltage (BV _{EE})40 V
Collector Current (I _C)
Em itter C urrent ($I_{\!\scriptscriptstyle E}$)
Total Power Dissipation
Case Tem perature ≤ 40 °C ² 1.8 W
Am bient Tem perature ≤ 70°C 3
O perating Tem perature Range
M AT 02A55°C to +125°C
M AT 02E, F25°C to +85°C
Operating Junction Temperature55°C to +150°C
Storage Tem perature65°C to +150°C
Lead Tem perature (Soldering, 60 sec)+300°C
Junction Temperature65°C to +150°C

NOTES

 $^{1}\mathrm{A}\,\mathrm{bso}\,\mathrm{lute}\,\mathrm{m}$ axim um ratings apply to both D ICE and packaged devices.

 2 R ating applies to applications using heat sinking to control case tem perature. Derate linearly at 16.4 m W /°C for case tem perature above 40°C.

 3 R ating applies to applications not using a heat sinking; devices in free air only. Derate linearly at 6.3 m W /°C for am bient temperature above 70°C.

ORDERING GUIDE1

M odel	V_{OS} max $(T_A = +25^{\circ}C)$	Temperature Range	Package Option
M AT 02AH ²	50 μV	-55°C to +125°C	TO-78
M AT 02EH	50 μV	-55°C to +125°C	TO-78
M AT 02FH	150 μV	-55°C to +125°C	TO-78

NOTES

 $^1\mathrm{B}\,\mathrm{um}\text{-in}$ is available on com m ercial and industrial tem perature range parts in TO -can packages.

 $^2\mathrm{F}\,\text{or}\,\text{devices}\,\text{processed}$ in total com pliance to M IL-STD-883, add /883 affer part num ber. Consult factory for 883 data sheet.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, M A 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

MATO2-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_{CB} = 15 \text{ V}$, $I_C = 10 \mu$ A, $T_A = 25^{\circ}$ C, unless otherwise noted.)

			MAT02A/E			MAT02F			
Parameter	Symbol Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Current Gain	h_{FE}	$I_C = 1 \text{ m A}^1$	500	605		400	605		
	2. 2.0	$I_{\rm C} = 100 \mu \text{A}$	500	590		400	590		
		$I_{\rm C} = 10 \mu \text{A}$	400	550		300	550		
		$I_{\rm C} = 1 \mu{\rm A}$	300	485		200	485		
Current Gain Match	Δ h $_{ ext{FE}}$	$10 \mu \text{A} \leq I_{\text{C}} \leq 1 \text{m A}^2$		0.5	2		0.5	4	ક
Offset Voltage	Vos	$V_{CB} = 0, 1 \mu A \le I_C \le 1 \text{m A}^3$		10	50		80	150	μV
Offset Voltage	ΔV _{OS} /ΔV _{CB}	$0 \le V_{CB} \le V_{MAX}$,		10	25		10	50	μV
C hange vs. V _{CB}		$1 \mu A \leq I_C \leq 1 m A^3$		10	25		10	50	μV
Offset. Voltage Change	$\Delta V_{\circ S} \Delta I_{C}$	$V_{CB} = 0 V$		5	25		5	50	μV
vs.CollectorCurrent		$1 \mu A \leq I_C \leq 1 \text{m A}^3$		5	25		5	50	μV
Offset Current		·							`
C hange vs. V _{CB}	ΔI _{OS} /ΔV _{CB}	$0 \le V_{CB} \le V_{MAX}$		30	70		30	70	pA N
Bulk Resistance	$r_{\!\scriptscriptstyle BE}$	$10 \ \mu A \le I_C \le 10 \ m \ A^5$		0.3	0.5		0.3	0.5	Ω
Collector-Base									
Leakage Current	I _{CBO}	$V_{CB} = V_{MAX}$		25	200		25	400	pА
C ollector-C ollector									
Leakage Current	I _{C C}	$V_{CC} = V_{MAX}^{5,6}$ $V_{CE} = V_{MAX}^{5,6}$		35	200		35	400	pА
Collector-Emitter									
Leakage Current	I _{CES}	$V_{BE} = 0$		35	200		35	400	pА
Noise Voltage Density	e _n	$I_{\rm C} = 1 \text{m A}, V_{\rm CB} = 0^7$							
		$f_{\odot} = 10 \text{ Hz}$		1.6	2		1.6	3	nV ∕√Hz
		$f_{\odot} = 100 \text{ H z}$		0.9	1		0.9	2	nV √Hz
		$f_{\odot} = 1 \text{ kH z}$		0.85	1		0.85	2	nV √Hz
		$f_{\odot} = 10 \text{ kH z}$		0.85	1		0.85	2	nV √ Hz
C ollector Saturation									
Voltage	V _{CE (SAT)}	$I_C = 1 \text{ m A}$, $I_B = 100 \mu A$		0.05	0.1		0.05	0.2	V
Input Bias Current	$I_{\mathbb{B}}$	$I_C = 10 \mu A$			25			34	nA
Input Offset Current	Ios	$I_C = 10 \mu\text{A}$			0.6			1.3	nA
Breakdown Voltage	BV _{CEO}		40			40			V
Gain-Bandwidth Product	f_T	$I_C = 10 \text{ m A}, V_{CE} = 10 \text{ V}$		200			200		MHz
Output Capacitance	COB	$V_{CB} = 15 V$, $I_{E} = 0$		23			23		pF
C ollector-C ollector									
C apacitan <i>c</i> e	Ccc	$V_{CC} = 0$		35			35		pF

NOTES

Specifications subject to change without notice.

–2– REV. C

 $^{^{1}}$ C urrent gain is guaranteed with C ollector-Base Voltage (V $_{\text{CB}}$) swept from 0 to V $_{\text{MAX}}$ at the indicated collector currents.

 $^{^{2}\}text{C}$ unrent gain m atch (\$\Delta\$h_{FE}\$) is defined as: \$\Delta\$h_{FE} = \frac{100 (\Delta I_{B}) (\text{h}_{FE} \min)}{(\text{h}_{FE} \min)}\$

 $^{^3}M$ easured at I_{C} = 10 μA and guaranteed by design over the specified range of I_{C} .

 $^{^4}T$ his is the maxim um change in V $_{\text{OS}}$ as V $_{\text{CB}}$ is swept from 0 V to 40 V .

 $^{^5\}mathrm{G}$ uaranteed by design .

 $^{^6\}mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{CES}}$ are verified by m easurem ent of $\mathrm{I}_{\mathrm{CBO}}$.

⁷Sam ple tested.

ELECTRICAL CHARACTERISTICS (V_{C8} = 15 V, $-25^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise noted.)

	MAT02E		<u> </u>	М					
Param eter	Symbol 5	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Offset Voltage	Vos	$V_{CB} = 0$ $1 \mu A \leq I_C \leq 1 \text{ m A}^1$			70			220	μ∨
A verage O ffset									
Voltage Drift	TCVos	$10 \mu A \le I_C \le 1 m A, 0 \le V_{CB} \le V_{MAX}^2$ V_{OS} Trim m ed to Zero ³		0.08 0.03			0.08 0.03		μV /°C
Input Offset Current Input Offset	Ios	$I_{C} = 10 \mu A$			8			13	nA
Current Drift	тс _{Гов}	$I_C = 10 \mu A^4$		40	90		40	150	pA ∕°C
Input Bias Current	${ m I_{\!B}}$	$I_C = 10 \mu A$			45			50	nA
Current Gain	${ m h_{FE}}$	$I_C = 1 \text{ m A}^5$	325			300			
		$I_{\rm C} = 100 \mu \text{A}$	275			250			
		$I_C = 10 \mu\text{A}$	225			200			
		$I_C = 1 \mu A$	200			150			
C ollector—Base	I_{CBO}	$V_{CB} = V_{MAX}$		2			3		nA
Leakage Current									
Collector-Emitter	I_{CES}	$V_{CE} = V_{MAX}, V_{BE} = 0$		3			4		nA
Leakage Current									
C ollector-C ollector	I_{CC}	$V_{CC} = V_{MAX}$		3			4		nA
Leakage Current									

ELECTRI CAL CHARACTERI STI CS ($V_{CB} = 15 \text{ V}, -55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$, unless otherwise noted.)

				M AT 02A		
Par am eter	Symbol	Conditions	Min	Тур	Max	Units
Offset Voltage	Vos	$V_{CB} = 0$ $1 \mu A \leq I_C \leq 1 \text{ m A}^1$			80	μ∨
A verage O ffset						
Voltage Drift	TCVos	$10 \mu A \leq I_C \leq 1 \text{m A}, 0 \leq V_{CB} \leq V_{MAX}^2$		80.0	0.3	μV /°C
		V _{os} Trimmed to Zero ³		0.03	0.1	μV /°C
Input Offset Current	I _{os}	$I_{\rm C} = 10 \mu A$			9	nA
Input 0 ffset						
Current Drift	TCI_{OS}	$I_{\rm C} = 10 \mu \text{A}^4$		40	90	pA ∕°C
Input Bias Current	$I_{\!\scriptscriptstyle B}$	$I_{\rm C} = 10 \mu A$			60	nA
Current Gain	$\mathrm{h}_{ ext{FE}}$	$I_C = 1 \text{ m A}^5$	275			
		$I_{\rm C} = 100 \mu A$	225			
		$I_{\rm C} = 10 \mu A$	125			
		$I_{C} = 1 \mu A$	150			
C ollector-Base	I_{CBO}	$V_{CB} = V_{MAX}$				
Leakage Current		$T_A = 125^{\circ}C$		15		nA
Collector-Emitter	ICES	$V_{CE} = V_{MAX}, V_{BE} = 0$				
Leakage Current		$T_A = 125$ °C		50		nA
C ollector-C ollector	$I_{C\ C}$	$V_{CC} = V_{MAX}$				
Leakage Current		$T_A = 125$ °C		30		nA

NOTES

REV. C _3_

 $^{^1}M$ easured at I $_{C}$ = 10 μA and guaranteed by design over the specified range of I $_{C}$.

 $^{^2{\}rm G}$ uaranteed by V $_{\rm OS}$ test ($TCV_{OS}\cong \frac{V_{OS}}{T}$ for $V_{OS}\ll V_{BE}$) T = 298°K for T $_{\rm A}$ = 25°C .

 $^{^3}$ T he initial zero offset voltage is established by adjusting the ratio of IC 1 to IC 2 at T $_A$ = 25° C . This ratio must be held to 0.003% over the entire temperature range. Measurements are taken at the temperature extremes and 25° C.

 $^{^4\}mathrm{G}$ uaranteed by design .

 $^{^{5}}$ C ument gain is guaranteed with C ollector-Base V oltage (V $_{CB}$) swept from 0 to V $_{MAX}$ at the indicated collector cument.

Specifications subject to change \boldsymbol{w} ithout notice.

WAFER TEST LIMITS (@ 25°C for V_{CB} = 15 V and I_C = 10 μA unless otherwise noted.)

Parameter	Symbol	Conditions	MAT02N Limits	Units
B reakdown Voltage	BV _{CEO}		40	Vmin
Offset Voltage	Vos	$10 \ \mu A \le I_C \le 1 \ m \ A^1$	150	μV m ax
Input Offset Current	I _{o s}		1.2	nA m ax
Input Bias Current	${ m I}_{\!\scriptscriptstyle m B}$	$V_{CB} = 0 V$	34	nA m ax
Current Gain	$h_{ ext{FE}}$	$I_C = 1 \text{ m A}, V_{CB} = 0 \text{ V}$	400	m in
		$I_{C} = 10 \mu A$, $V_{CB} = 0 V$	300	
Current Gain Match	Δ h $_{ ext{FE}}$	10μ A $\leq I_C \leq 1 \text{m A}$, $V_{CB} = 0 \text{V}$	4	% max
Offset Voltage	ΔV _{OS} /ΔV _{CB}	$0 \text{ V} \le \text{V}_{CB} \le 40 \text{ V}$	50	μV m ax
C hange vs. V _{CB}		$10 \ \mu A \le I_C \le 1 \ m \ A^1$		
Offset Voltage Change	ΔVosΔIc	$V_{CB} = 0$	50	μV m ax
vs.CollectorCurrent		$10 \mu A \le I_C \le 1 \text{m A}^1$		·
Bulk Resistance	$r_{\!\scriptscriptstyle m BE}$	$100 \mu A \le I_C \le 10 \text{m A}$	0.5	Ω m ax
Collector Saturation Voltage	V _{CE} (SAT)	$I_{C} = 1 \text{ m A}$	0.2	V m ax
2		$I_B = 100 \mu A$		

NOTES

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normalyield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS ($V_{CB} = 15 \text{ V}, I_C = 10 \text{ }\mu\text{A}, T_A = +25 ^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	M AT 02N Limits	Units
A verage O ffset	TCVos	$10 \mu A \leq I_C \leq 1 \text{m A}$	0.08	μV /°C
Voltage Drift		$0 \le V_{CB} \le V_{MAX}$		
A verage O ffset	TC Los	$I_{\rm C} = 10 \mu \text{A}$	40	рА ∕°С
Current Drift		·		
Gain-Bandwidth	f_{r}	$V_{CE} = 10 \text{ V}, I_{C} = 10 \text{ m A}$	200	MHz
Product	-			
OffsetCurrentChangevs.V _{CB}	$\Delta I_{OS} \Delta V_{CB}$	$0 \le V_{CB} \le 40 \text{ V}$	70	pA ∱/

DICE CHARACTERISTICS



Die Size 0.061 \times 0.057 inch, 3,477 sq. mils (1.549 \times 1.448 mm, 224 sq. mm)

- 1. COLLECTOR (1)
- 2. BASE (1)
- 3. EMITTER (1)
- 4. COLLECTOR (2)
- 5. BASE (2)
- 6. EM ITTER (2)
- 7. SUBSTRATE

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the MAT02 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $^{^{1}}M$ easured at $l_{c} = 10 \,\mu$ A and guaranteed by design over the specified range of I_{c} .




Figure 1. Current Gain vs. Collector Current




Figure 2. Current Gain vs. Temperature




Figure 3. Gain Bandwidth vs. Collector Current




Figure 4. Base-Emitter-On Voltage vs. Collector Current




Figure 5. Small Signal Input Resistance vs. Collector Current




Figure 6. Small-Signal Output Conductance vs. Collector Current




Figure 7. Saturation Voltage vs. Collector Current




Figure 8. Noise Voltage Density vs. Frequency




Figure 9. Noise Voltage Density vs. Collector Current

REV. C _5_




Figure 10. Noise Current Density vs. Frequency




Figure 11. Total Noise vs. Collective Current




Figure 12. Collector-to-Base Leakage vs. Temperature




Figure 13. Collector-to-Collector Leakage vs. Temperature




Figure 14. Collector-to-Collector Capacitance vs. Collector-to Substrate Voltage




Figure 15. Collector-Base Capacitance vs. Reverse Bias Voltage




Figure 16. Collector-to-Collector Capacitance vs. Reverse Bias Voltage




Figure 17. Emitter-Base Capacitance vs. Reverse Bias Voltage

–6– REV. C




Figure 18. Log Conformance Test Circuit

LOG CONFORMANCE TESTING

The log conform ance of the MAT02 is tested using the circuit shown above. The circuit employs a dual transdiode logarithmic converter operating at a fixed ratio of collector currents that are swept over a 10:1 range. The output of each transdiode converter is the $V_{\rm BE}$ of the transistor plus an error term which is the product of the collector current and $r_{\rm BE}$, the bulk emitter resistance. The difference of the $V_{\rm BE}$ is amplified at a gain of x100 by the AMP01 instrumentation amplifier. The differential emitter-base voltage ($\Delta V_{\rm BE}$) consists of a temperature-dependent de level plus an acterior voltage which is the deviation from true log conformity as the collector currents vary.

The output of the transdiode logarithm ic converter comes from the idealized intrinsic transistor equation (for silicon):

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S} \text{ where}$$
 (1)

 $\mathbf{k} = \text{Boltzm ann's Constant (1.38062} \times 10^{-23} \text{ J/pK})$

q = U nitElectron C harge (1.60219 \times 10⁻¹⁹ °C)

T = Absolute T em perature, °K (= °C + 273.2)

 I_S = Extrapolated Current for $V_{BE} \rightarrow 0$

 $I_C = C$ ollector C urrent


An error term must be added to this equation to allow for the bulk resistance (r_{BE}) of the transistor. Error due to the op amp input current is limited by use of the OP15 BiFET—input op amp. The resulting AMP01 input is:

$$\Delta V_{BE} = \frac{kT}{q} \ln \frac{I_{C_1}}{I_{C_2}} + I_{C_1} r_{BE1} - I_{C_2} r_{BE2}$$
 (2)

A ram p function which sweeps from 1~V to 10~V is converted by the op amps to a collector current ram p through each transistor. Because $\rm I_{C\,1}$ is made equal to $10~\rm I_{C\,2}$, and assuming T $_{A}=25^{\circ}\rm C$, the previous equation becomes:

$$\Delta V_{BE} = 59 \text{ mV} + 0.9 I_{C1} r_{BE} (\Delta r_{BE} \sim 0)$$

As viewed on an oscilloscope, the change in ΔV_{BE} for a 10:1 change in I_{C} is then displayed as shown below:



REV. C __7_

W ith the oscilloscope ac coupled, the tem perature dependent term becomes a dc offset and the trace represents the deviation from true log conform ity. The bulk resistance can be calculated from the voltage deviation ΔV_{O} and the change in collector current (9 m A):

$$r_{BE} = \frac{\Delta V_O}{9 \, mA} \times \frac{1}{100} \tag{3}$$

This procedure finds r_{BE} for Side A. Switching R_1 and R_2 will provide the \emph{r}_{BE} for Side B.D ifferential \emph{r}_{BE} is found by making $R_1=R_2$.

APPLICATIONS: NONLINEAR FUNCTIONS MULTIPLIER/DIVIDER CIRCUIT

The excellent log conform ity of the MAT02 over a very wide range of collector current makes it ideal for use in log-antilog circuits. Such nonlinear functions as multiplying, dividing, squaring, and square-rooting are accurately and easily in plemented with a log-antilog circuit using two MAT02 pairs (see Figure 19). The transistor circuit accepts three input currents (I_1 , I_2 , and I_3) and provides an output current I_0 according to $I_0 = I_1 I_2/I_3$. All four currents must be positive in the log-antilog circuit, but negative input voltages can be easily accommodated

by various offsetting techniques. Protective diodes across each base-to-em itter junction would normally be needed, but these diodes are built into the MAT02. External protection diodes are therefore not needed.

For the circuit shown in Figure 19, the operational amplifiers make $I_1 = V_X R_1$, $I_2 = V_Y R_2$, $I_3 = V_Z R_3$, and $I_0 = V_O R_O$. The output voltage for this one-quadrant, log-antilog multiplier/divider is ideally:

$$V_{O} = \frac{R_{3}R_{O}}{R_{1}R_{2}} \frac{V_{X}V_{Y}}{V_{Z}} (V_{X}, V_{Y}, V_{Z} > 0)$$
(4)

If all the resistors (R_0, R_1, R_2, R_3) are m ade equal, then $V_0 = V_X V_Y / V_Z$. Resistor values of 50 k Ω to 100 k Ω are recommended assuming an input range of 0.1 V to +10 V.

ERROR ANALYSIS

The base-to-em itter voltage of the M AT 02 in its forward active operation is:

$$V_{BE} = \frac{kT}{q} ln \frac{I_C}{I_S} + r_{BE} I_C, V_{CB} \sim 0$$
 (5)

The first term comes from the idealized intrinsic transistor equation previously discussed (see equation (1)).




Figure 19. One-Quadrant Multiplier/Divider

8 REV. C




Figure 20. Compensation of Bulk Resistance Error

Extrinsic resistive terms and the early effect cause departure from the ideal logarithm ic relationship. For small V_{CB} , all of these effects can be lumped together as a total effective bulk resistance r_{BE} . The $r_{\text{BE}}I_{\text{C}}$ term causes departure from the desired logarithm is relationship. The r_{BE} term for the M AT 02 is less than 0.5 Ω and Δr_{BE} between the two sides is negligible.

Returning to the multiplier/divider circuit of Figure 1 and using Equation (4):

$$V_{BE1A} + V_{BE2A} - V_{BE2B} - V_{BE1B} + (I_1 + I_2 - I_O - I_3) r_{BE} = 0$$

If the transistor pairs are held to the same temperature, then:

$$\frac{kT}{q} \ln \frac{I_1 I_2}{I_3 I_O} = \frac{kT}{q} \ln \frac{I_{S1A} I_{S2A}}{I_{S1B} I_{S2B}} + (I_1 + I_2 - I_O - I_3) r_{BE}$$
 (6)

If all the term s on the right-hand side were zero, then we would have In $(I_1 I_2 I_3 I_0)$ equal to zero which would lead directly to the desired result:

$$I_O = \frac{I_1 I_2}{I_3}$$
, where I_1 , I_2 , I_3 , $I_0 > 0$ (7)

N ote that this relationship is temperature independent. The right-hand side of Equation (6) is near zero and the output current I_O will be approximately I_1 I_2 I_3 . To estimate error, define \varnothing as the right-hand side term s of Equation (6):

$$\emptyset = \ln \frac{I_{S1A}I_{S2A}}{I_{S1B}I_{S2B}} + \frac{q}{kT} \left(I_1 + I_2 - I_O - I_3 \right) r_{BE}$$
 (8)

For the M AT 02, In (I_{SA}/I_{SB}) and $I_C r_{BE}$ are very sm all. For sm all \emptyset , $\epsilon^\emptyset \sim 1 + \emptyset$ and therefore:

$$\frac{I_1 I_2}{I_3 I_O} = 1 + \varnothing \tag{9}$$

$$I_O \sim \frac{I_1 I_2}{I_3} \quad (1 - \varnothing)$$

The In (I_{SA}/I_{SB}) terms in ø cause a fixed gain error of less than $\pm\,0.6\%$ from each pair when using the MAT02, and this gain error is easily trimm ed out by varying R_{\odot} . The I_{C} $r_{\!\!BE}$ terms are more troublesome because they vary with signal levels and are multiplied by absolute temperature. At $25^{\circ}C$, kT/q is

approxim ately 26 m V and the error due to an $r_{\rm BE}\,I_{\rm C}$ term will be $r_{\rm BE}\,I_{\rm C}$ /26 m V . U sing an $r_{\rm BE}$ of 0.4 Ω for the M AT 02 and assuming a collector current range of up to 200 $\mu\rm A$, then a peak error of 0.3% could be expected for an $r_{\rm BE}\,I_{\rm C}$ error term when using the M AT 02. Total error is dependent on the specific application configuration (multiply, divide, square, etc.) and the required dynamic range. An obvious way to reduce $I_{\rm C}\,r_{\rm BE}$ error is to reduce the maximum collector current, but then op amp offsets and leakage currents become a limiting factor at low input levels. A design range of no greater than 10 $\mu\rm A$ to 1 m A is generally recommended for most nonlinear function circuits.

A powerful technique for reducing error due to $I_C r_{BE}$ is shown in Figure 20.A small voltage equal to $I_C r_{BE}$ is applied to the transistor base. For this circuit:

$$V_B = \frac{R_C}{R_0} V_1 \text{ and } I_C r_{BE} = \frac{r_{BE}}{R_0} V_1$$
 (10)

The error from $r_{BE}I_C$ is cancelled if R_C/R_2 is made equal to $r_{BE}I_C$. Since the MAT 02 bulk resistance is approximately 0.39 Ω , an R_C of 3.9 Ω and R_2 of 10 R_1 will give good error cancellation.

In m ore com plex circuits, such as the circuit in Figure 19, it m ay be inconvenient to apply a compensation voltage to each individual base. A better approach is to sum all compensation to the bases of Q 1. The "A" side needs a base voltage of (V_{\odot} / R_{\odot} + $V_{\rm Z}$ / $R_{\rm 3}$) $r_{\rm BE}$ and the "B" side needs a base voltage of ($V_{\rm X}$ / $R_{\rm 1}$ + $V_{\rm Y}$ / $R_{\rm 2}$) $r_{\rm BE}$. Linearity of better than $\pm 0.1\%$ is readily achievable with this compensation technique.

O perational am pliffer offsets are another source of error. In Figure 20, the input offset voltage and input bias current will cause an error in collector current of $(V_{\odot S}/R_1)+I_B$. A low offset op amp, such as the OP07 with less than 75 μV of $V_{\odot S}$ and I_B of less than ± 3 nA, is recommended. The OP22/DP32, a programmable micropower op amp, should be considered if low power consumption or single-supply operation is needed. The value of frequency-compensating capacitor (C_O) is dependent on the opamp frequency response and peak collector current. Typical values for C_O range from 30 pF to 300 pF.

FOUR-QUADRANT MULTIPLIER

A simplified schematic for a four-quadrant log/antilog multiplier is shown in Figure 21. As with the previously discussed one-quadrant multiplier, the circuit makes $I_0=I_1\ I_2/I_3$. The two input currents, I_1 and I_2 , are each offset in the positive direction. This positive offset is then subtracted out at the output stage. A ssuming ideal op amps, the currents are:

$$I_1 = \frac{V_X}{R_1} + \frac{V_R}{R_2}, I_2 = \frac{V_Y}{R_1} + \frac{V_R}{R_2}$$
 (11)

$$I_O = \frac{V_X}{R_1} + \frac{V_Y}{R_1} + \frac{V_R}{R_2} + \frac{V_O}{R_O}, I_3 = \frac{V_R}{R_2}$$

From $I_0 = I_1 I_2 I_3$, the output voltage will be:

$$V_O = \frac{R_O R_2}{R^2} \frac{V_X V_Y}{V_B} \tag{12}$$

REV. C _9_

C ollector-current range is the key design decision. The inherently low $r_{\!\!BE}$ of the M AT 02 allows the use of a relatively high collector current. For input scaling of ± 10 V full-scale and using a 10 V reference, we have a collector-current range for I_1 and I_2 of:

$$\left(\frac{-10}{R_1} + \frac{10}{R_2}\right) \le I_C \le \left(\frac{10}{R_1} + \frac{10}{R_2}\right) \tag{13}$$

Practical values for R_1 and R_2 would range from $50~k\Omega$ to $100~k\Omega$. Choosing an R_1 of $82~k\Omega$ and R_2 of $62~k\Omega$ provides a collector-current range of approxim ately $39~\mu\mathrm{A}$ to $283~\mu\mathrm{A}$. An R_0 of $108~k\Omega$ w ill then m ake the output scale factor 1/10 and $V_0 = V_X V_Y / 10$. The output, as well as both inputs, are scaled for $\pm 10~V$ full scale.

L inear error for this circuit is substantially in proved by the small correction voltage applied to the base of Q 1 as shown in F igure 21. Assum ing an equal bulk em itter resistance for each MAT 02 transistor, then the error is nulled if:

$$(I_1 + I_2 - I_3 - I_O) r_{BE} + \rho V_O = 0$$

The currents are known from the previous discussion, and the relationship needed is simply:

$$V_O = \frac{r_{BE}}{R_O} V_O \tag{14}$$

The output voltage is attenuated by a factor of $r_{\!\!BE}\,\mathcal{R}_{\scriptscriptstyle Q}$ and applied to the base of Q 1 to cancel the sum mation of voltage drops due to $r_{\!\!BE}\,I_{\!\!C}$ term s. This will make In (I_1 I_2/I_3 I_0) more nearly zero which will thereby make I_0 = I_1 I_2/I_3 a more accurate relationship. Linearity of better than 0.1% is readily achievable with this circuit if the MAT02 pairs are carefully kept at the same temperature.

MULTIFUNCTION CONVERTER

The multifunction converter circuit provides an accurate means of squaring, square rooting, and of raising ratios to arbitrary powers. The excellent log conformity of the MATO2 allows a wide range of exponents. The general transfer function is:

$$V_O = V_Y \left(\frac{V_Z}{V_X}\right)^m \tag{15}$$

 $V_{\rm X}$, $V_{\rm Y}$, and $V_{\rm Z}$ are input voltages and the exponent "m" has a practical range of approxim ately 0.2 to 5. Inputs $V_{\rm X}$ and $V_{\rm Y}$ are often taken from a fixed reference voltage. W ith a REF01 providing a precision +10 V to both $V_{\rm X}$ and $V_{\rm Y}$, the transfer function would simplify to:

$$V_O = 10 \left(\frac{V_Z}{10}\right)^m \tag{16}$$

As with the multiplier/divider circuits, assume that the transistor pairs have excellent matching and are at the same temperature. The In I_{SA}/I_{SB} will then be zero. In the circuit of Figure 22, the voltage drops across the base-em itter junctions of Q1 provide:

$$\frac{R_B}{R_B + KR_A} V_A = \frac{kT}{q} \ln \frac{I_Z}{I_X} \tag{17}$$

 I_Z is V_Z/R_1 and I_X is V_X/R_1 . Similarly, the relationship for Q 2 is:

$$\frac{R_B}{R_B + (1 - K)R_A} V_A = \frac{kT}{q} \ln \frac{I_O}{I_Y}$$
 (18)

 I_O is V_O/R_O and I_Y is V_Y/R_1 . These equations for Q 1 and Q 2 can then be combined.

$$\frac{R_B + KR_A}{R_B + (1 - K)R_A} \ln \frac{I_Z}{I_X} = \ln \frac{I_O}{I_Y}$$
(19)




Figure 21. Four-Quadrant Multiplier

-10-

Substituting in the voltage relationships and simplifying leads to:

$$V_O = \frac{R_O}{R_{\rm l}} V_Y \left(\frac{V_Z}{V_X}\right)^m$$
 , where (20)

$$m = \frac{R_B + KR_A}{R_B + (1 - K)R_A}$$

The factor "K" is a potention eterposition and varies from zero to 1.0, so "m" ranges from $R_B/(R_A+R_B)$ to $(R_B+R_A)/R_B$. Practical values are 125 Ω for R_B and 500 Ω for R_A ; these values will provide an adjustment range of 0.2 to 5.0. A value of 100 k Ω is recommended for the R_1 resistors assuming a full-scale input range of 10 V. As with the one-quadrantmultiplier/divider circuit previously discussed, the V_X , V_Y , and V_Z inputs must all be positive.

The op amps should have the lowest possible input offsets. The 0P07 is recommended form ost applications, although such programmablem icropower op amps as the 0P22 or 0P32 offer advantages in low-power or single-supply circuits. The micropower op amps also have very low input bias-current drift, an important advantage in log/antilog circuits. External offset nullingmay be needed, particularly for applications requiring a wide dynamic range. Frequency compensating capacitors, on the order of 50 pF, may be required for A_2 and A_3 . Amplifier A_1 is likely to need a larger capacitor, typically 0.0047 $\mu\mathrm{F}$, to assure stability.

A ccuracy is lim ited at the higher input levels by bulk em itter resistance, but this is much lower for the MAT02 than for other transistor pairs. A ccuracy at the lower signal levels primarily depends on the op amp offsets. A ccuracies of better than 1% are readily achievable with this circuit configuration and can be better than $\pm 0.1\%$ over a lim ited operating range.

FAST LOGARITHMIC AMPLIFIER

The circuit of Figure 23 is a modification of a standard logarithm ic amplifier configuration. Running the MAT02 at 2.5 mA per side (full-scale) allows a fast response with wide dynamic range. The circuit has a 7 decade current range, a 5 decade voltage range, and is capable of 2.5 μs settling time to 1% with a 1 V to 10 V step.

The output follows the equation:

$$V_O = \frac{R_3 + R_2}{R_2} \frac{kT}{q} \ln \frac{V_{REF}}{V_{IN}}$$
 (21)

The output is inverted with respect to the input, and is nominally -1 V decade using the component values indicated.

LOW-NOISE ×1000 AMPLIFIER

The MAT02 noise voltage is exceptionally low, only 1 nV $\sqrt{\text{Hz}}$ at 10 Hz when operated over a collector-current range of 1 mA to 4 mA. A single-ended ×1000 am plifier that takes advantage of this low MAT02 noise level is shown in Figure 24. In addition to low noise, the am plifier has very low drift and high CMRR. An OP32 program mable low-power op amp is used for the second stage to obtain good speed with minimal power consumption. Small-signal bandwidth is 1 MHz, slew rate is 2.4 V μ s, and total supply current is approximately 2.8 mA.




Figure 22. Multifunction Converter

REV. C __11_

T ransistors Q 2 and Q 3 form a 2 m A current source (0.65 V/330 $\Omega\sim 2$ m A). Each collector of Q 1 operates at 1 m A. The OP32 inputs are 3 V below the positive supply voltage (R_L I_C ~ 3 V). The OP32's low input offset current, typically less than 1 nA, and low offset voltage of 1 m V cause negligible error when referred to the am plifier input. Input stage gain is $g_m\,R_L$, which is approximately 100 when operating at I_C of 1 m A with R_L of 3 k Ω . Since the OP32 has a minimum open-loop gain of 500,000, total open-loop gain for the composite am plifier is over 50 million. Even at closed-loop gain of 1000, the gain error due to finite open-loop gain will be negligible. The OP32 features excellent symmetry of slew-rate and very linear gain . Signal distortion is minimal.

F requency compensation is very easy with this circuit; just vary the set-resistor $R_{\rm S}$ for the desired frequency response. Gain-bandwidth of the OP32 varies directly with the supply




Figure 23. Fast Logarithmic Amplifier




Figure 24. Low-Noise, Single-Ended X1000 Amplifier

current. A set resistor of 549 k Ω w as found to provide the best step response for this circuit. The resultant supply current is found from :

$$R_{SET} = \frac{(V+)-(V-)-(2V_{BE})}{I_{SET}}, I_{SY} = 15I_{SET}$$
 (22)

The I_{SET} , using ± 15 V supplies and an R_{SET} of 549 k Ω , is approximately 52 μA which will result in supply current of 784 μA .

D ynam ic range of this am pliffer is excellent; the OP32 has an output voltage swing of ± 14 V with a ± 15 V supply.

Input characteristics are outstanding. The M A T 02F has offset voltage of less than 150 μV at 25°C and a m axim um offset drift of 1 μV %C . Nulling the offset will further reduce offset drift. This can be accomplished by slightly unbalancing the collector load resistors. This adjustment will reduce the drift to less than 0.1 μV %C .


Input bias current is relatively low due to the high current gain of the M AT 02. The m in im um β of 400 at 1 m A for the M AT 02F implies an input bias current of approximately 2.5 μA . This circuit should be used with signals having relatively low source impedance. A high source impedance will degrade offset and noise performance.

This circuit configuration provides exceptionally low input noise voltage and low drift. Noise can be reduced even further by raising the collector currents from $1\ \mathrm{mA}$ to $3\ \mathrm{mA}$, but power consumption is then increased.

OUTLINE DIMENSION

D im ensions shown in inches and $\mbox{(mm)}.$

6-Lead Metal Can (TO-78)



–12– REV. C