March 1999



# NM93C66A 4K-Bit Serial CMOS EEPROM (MICROWIRE™ Bus Interface)

#### **General Description**

The NM93C66A is 4,096 bits of CMOS non-volatile, electrically erasable memory available user organized as either 256 16-bit registers or 512 8-bit registers. The user organization is determined by the status of the ORG input. The memory device is fabricated using Fairchild Semiconductor's floating gate CMOS process for high reliability, high endurance and low power consumption. The NM93C66A is available in both 8-pin SO and TSSOP packages for space considerations.


The EEPROM is MICROWIRE compatible for simple interfacing to a wide variety of microcontrollers and microprocessors. There are 7 instructions that operate the NM93C66A: Read, Erase/Write Enable, Erase, Write, Erase/Write Disable, Write All, and Erase All

The NM93C66A defaults to the 256 x 16 configuration if the ORG pin (Pin 6) is left floating, as it is internally pulled up to  $V_{\rm CC}$ 

#### **Features**

- 2.7V to 5.5V operation in all modes
- Typical active current of 200μA
   10μA standby current typical
   1μA standby current typical (L)
   0.1μA standby current typical (LZ)
- Self-timed programming cycle
- Device status indication during programming mode
- No erase required before write
- Reliable CMOS floating gate technology
- MICROWIRE compatible serial I/O
- 40 years data retention
- Endurance: 1,000,000 data changes
- Packages available: 8-pin TSSOP, 8-pin SO, 8-pin DIP


## **Block Diagram**



DS012510-1

# **Connection Diagram**

Dual-In-Line Package (N) 8-Pin SO Package (M8) and 8-Pin TSSOP Package (MT8)




See Package Number N08E, M08A and MTC08

#### **Pin Names**

Pin	Description
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
V <sub>SS</sub>	Ground
ORG	Memory Organization Select
NC	No Connect
V <sub>CC</sub>	Positive Power Supply

# **Ordering Information**



# Letter Description

8-Pin DIP
8-Pin SO8
8-Pin TSSOP
0 to 70°C
-40 to +125°C
-40 to +85°C
4.5V to 5.5V
2.7V to 4.5V
2.7V to 4.5V and
<1μA Standby Current
x8 or x16 Configuration
4K
CMOS
MICROWIRE

Fairchild Non-Volatile Memory

# **Absolute Maximum Ratings** (Note 1)

Ambient Storage Temperature -65°C to +150°C **Operating Conditions** 

All Input or Output Voltages

with Respect to Ground

Lead Temperature

 $V_{CC} + 1 \text{ to } -0.3V$ 

Ambient Operating Temperature

NM93C66A NM93C66AE NM93C66AV 0°C to +70°C -40°C to +85°C -40°C to +125°C

(Soldering, 10 seconds)
ESD Rating

+300°C 2000V

Power Supply (V<sub>CC</sub>) Range

4.5V to 5.5V

# DC and AC Electrical Characteristics $4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V}$

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I <sub>CCA</sub>	Operating Current		CS = V <sub>IH</sub> ,SK=1 MHz		1	mA
I <sub>ccs</sub>	Standby Current		CS = 0V ORG = V <sub>CC</sub> or NC		50	μА
I <sub>IL</sub>	Input Leakage		V <sub>IN</sub> = 0V to V <sub>CC</sub> (Note 2)	-1	1	μА
I <sub>ILO</sub>	Input Leakage ORG Pin		ORG Tied to V <sub>CC</sub> ORG Tied to V <sub>SS</sub> (Note 3)	-1 -2.5	1 2.5	μА
I <sub>OL</sub>	Output Leakage		$V_{IN} = 0V \text{ to } V_{CC}$	-1	1	μА
V <sub>IL</sub>	Input Low Voltage			-0.1	0.8	V
V <sub>IH</sub>	Input High Voltage			2	V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage		I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH1</sub>	Output High Voltage		I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OL2</sub>	Output Low Voltage		I <sub>OL</sub> = 10 μA		0.2	V
V <sub>OH2</sub>	Output High Voltage		I <sub>OL</sub> = -10 μA	V <sub>CC</sub> - 0.2		V
f <sub>sk</sub>	SK Clock Frequency		(Note 4)	0	1	MHz
t <sub>SKH</sub>	SK High Time	NM93C66A NM93C66AE		250 300		ns
t <sub>SKL</sub>	SK Low Time			250		ns
t <sub>sks</sub>	SK Setup Time		SK must be at V <sub>IL</sub> for t <sub>SKS</sub> before CS goes high	50		ns
t <sub>cs</sub>	Minimum CS Low Time		(Note 5)	250		ns
t <sub>css</sub>	CS Set-Up Time			50		ns
t <sub>DH</sub>	DO Hold Time			70		ns
t <sub>DIS</sub>	DI Set-Up Time	NM93C66A NM93C66AE/V		100 200		ns
t <sub>CSH</sub>	CS Hold Time			0		ns
t <sub>DIH</sub>	DI Hold Time			20		ns
t <sub>PD1</sub>	Output Delay to "1"				500	ns
t <sub>PD0</sub>	Output Delay to "0"				500	ns
t <sub>sv</sub>	CS to Status Valid				500	ns
t <sub>DF</sub>	CS to DO in TRI-STATE®				100	ns
t <sub>wP</sub>	Write Cycle Time				10	ms

# Absolute Maximum Ratings (Note 1)

Ambient Storage Temperature -65°C to +150°C All Input or Output Voltage +6.5V to -0.3V

with Respect to Ground

Lead Temperature (Soldering, 10 sec.)

+300°C **ESD Rating** 2000V

# **Operating Range**

Ambient Operating Temperature NM93C66AL/LZ NM93C66ALE/LZE NM93C66ALV/LZV

0°C to +70°C -40°C to +85°C -40°C to +125°C

2.7V to 4.5V Power Supply (V<sub>CC</sub>)

# Low V<sub>CC</sub> (2.7V to 4.5V) DC and AC Electrical Characteristics

Symbol	Parameter	Part Number	Conditions	Min.	Max.	Units
I <sub>CCA</sub>	Operating Current		CS = V <sub>IH</sub> , SK = 250KHz		1	mA
I <sub>ccs</sub>	Standby Current L LZ		CS = V <sub>IL</sub>		10 1	μA μA
I <sub>IL</sub>	Input Leakage		$V_{IN} = 0V$ to $V_{CC}$ (Note 2)		±1	μА
I <sub>ILO</sub>	Input Leakage ORG Pin		ORG tied to V <sub>CC</sub> ORG tied to V <sub>SS</sub> (Note 3)	-1 -2.5	1 2.5	μА
I <sub>OL</sub>	Output Leakage		$V_{IN} = 0V \text{ to } V_{CC}$		±1	μΑ
V <sub>IL</sub> V <sub>IH</sub>	Input Low Voltage Input High Voltage			-0.1 0.8 V <sub>CC</sub>	0.15 V <sub>CC</sub> V <sub>CC</sub> +1	V
V <sub>OL</sub> V <sub>OH</sub>	Output Low Voltage Output High Voltage		$I_{OL} = 10 \mu A$ $I_{OH} = -10 \mu A$	0.9 V <sub>CC</sub>	0.1 V <sub>CC</sub>	V
f <sub>SK</sub>	SK Clock Frequency		(Note 4)	0	250	KHz
t <sub>SKH</sub>	SK High Time			1		με
t <sub>skl</sub>	SK Low Time			1		μs
t <sub>sks</sub>	SK Setup Time		SK must be at V <sub>IL</sub> for t <sub>SKS</sub> before CS goes high	0.2		μs
t <sub>CS</sub>	Minimum CS Low Time		(Note 5)	1		μs
t <sub>CSS</sub>	CS Setup Time			0.2		μs
t <sub>DH</sub>	DO Hold Time			70		ns
t <sub>DIS</sub>	DI Setup Time			0.4		μs
t <sub>CSH</sub>	CS Hold Time			0		ns
t <sub>DIH</sub>	DI Hold Time			0.4		μs
t <sub>PD1</sub>	Output Delay to "1"				2	μs
t <sub>PD0</sub>	Output Delay to "0"				2	μs
t <sub>sv</sub>	CS to Status Valid				1	μs
t <sub>DF</sub>	CS to DO in TRI-STATE		CS = V <sub>IL</sub>		0.4	μs
t <sub>we</sub>	Write Cycle Time				15	ms

# Capacitance $T_A = 25$ °C, f = 1 MHz

Symbol	Test	Тур	Max	Units
C <sub>OUT</sub>	Output Capacitance		5	рF
C <sub>IN</sub>	Input Capacitance		5	рF

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note 2 Typical leakage values are in the 20 nA range

Note 3 The ORG pin may draw > 1 µA when in the x8 mode ude to an internal pull-up transistor

Note 4 The shortest allowable SK clock period =  $1/f_{SK}$  (as shown under the  $f_{SK}$  ( $g_{SK}$  parameter) Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC parameters stated in the datasheet Within this SK period both  $t_{SKH}$  and  $t_{SKL}$  limits must be observed. Therefore it is not allowable to set  $1/f_{SK} = t_{SKHminimum} + t_{SKLminimum}$  for shorter SK cycle time operation.

 $\textbf{Note 5} \qquad \text{CS (Chip Select) must be brought low (to $V_{\text{IL}}$) for an interval of $t_{\text{CS}}$ in order to reset all}\\$ internal device registers (device reset) prior to beginning another opcode cycle (This is shown in the opcode diagrams in the following pages )

#### **AC Test Conditions**

V <sub>CC</sub> Range	V <sub>IL</sub> /V <sub>IH</sub> Input Levels	V <sub>IL</sub> /V <sub>IH</sub> Timing Level	V <sub>oL</sub> /V <sub>oH</sub> Timing Level	I <sub>OL</sub> /I <sub>OH</sub>
2.7V ≤ V <sub>CC</sub> ≤ 5.5V (Extended Voltage Levels)	.03V/1.8V	1.0V	0.8V/1.5V	±10μ <b>A</b>
4.5V ≤ V <sub>CC</sub> ≤ 5.5V (TTL Levels)	0.4V/2.4V	1.0V/2.0V	0.4V/2.4V	-2.1mA/0.4mA
	Output	Load: 1 TTL Gate (C <sub>L</sub> = 1	00 pF)	·

### **MICROWIRE I/O Pin Description**

#### Chip Select (CS):

This pin enables and disables the MICROWIRE device and performs 3 general functions:

- 1. When in the low state, the MICROWIRE device is disabled and the output tri-stated (high impedance). If this pin is brought high (rising edge active), all internal registers are reset and the device is enabled, allowing MICROWIRE communication via DI/DO pins. To restate, the CS pin must be held high during all device communication and opcode functions. If the CS pin is brought low, all functions will be disabled and reset when CS is brought high again. The exception to this is when a programming cycle is initiated (see 2 and 3). Again, all activity on the CS, DI and DO pins is ignored until CS is brought high.
- 2. After entering all required opcode and address data, bringing CS low initiates the (asynchronous) programming cycle.
- 3. When programming is in progress, the Data-Out pin will display the programming status as either BUSY (DO low) or READY (DO high) when CS is brought high. (Again, the output will be tri-stated when CS is low.) To restate, during programming, the CS pin may be brought high and low any number of times to view the programming status without affect the programming operation. Once programming is completed (Output in READY state), the output is 'cleared' (returned to normal tri-state condition) by clocking in a Start Bit. After the Start Bit is clocked in, the output will return to a tri-stated condition. When clocked in, this Start Bit can be the first bit in a command string, or CS can be brought low again to reset all internal circuits.

#### Instruction Set for NM93C66A

ORG	Memory		
Pin Logic	Configuration	# of Address Bits	
0	512 x 8	9 Bits	
1	256 x 16	8 Bits	

#### Serial Clock (SK):

This pin is the clock input (rising edge active) for clocking in all opcodes and data on the DI pin and clocking out all data on the DO pin. However, this pin has no effect on the asynchronous programming cycle (see the CS pin section) as the READY/BUSY status is a function of the CS pin only.

#### Data-In (DI):

All serial communication into the device is performed using this input pin (rising edge active). In order to avoid false Start Bits, or related issues, it is advised to keep the DI pin in the low state unless actually clocking in data bits (Start Bit, Opcode, Address or incoming data bits to be programmed). Please note that the first '1' clocked into the device (after CS is brought high) is seen as a Start Bit and the beginning of a serial command string, so caution must be observed when bringing CS high.

#### Data-Out (DO):

All serial communication out of the device (READ opcode) is performed using this output pin (rising edge active) as well as indicating the READY/BUSY status duting the asynchronous programming cycle. Note that, during READ operations, the output data is clocked out after the last address bit (A0) is clocked in. If a 3-wire application is required (where DI and DO are tied together), sections in AN-758, or related application notes, must be followed for correct operation.

#### Organization (ORG):

This pin controls the device architecture (8-bit data word vs. 16-bit data word). If the ORG pin is brought to  $V_{\rm CC}$ , the device is configured with a 16-bit data word and if the ORG pin is brought to  $V_{\rm SS}$  (Ground), the device is configured with an 8-bit data word (refer to other sections for details of both configurations). If the ORG pin is left floating, the device will default to a 16-bit data word.

www.fairchildsemi.com

5

## 256 by 16-Bit Organization (NM93C66A when ORG = V<sub>CC</sub> or NC)

Instruction	SB	OP-Code 2 Bits	Address 8 Bits	Data 16 Bits	Comments
READ	1	10	A7-A0		Read data stored in selected registers.
EWEN	1	00	11XXXXXX	Enables programming modes.	
EWDS	1	00	00XXXXXX	Disables all programming modes.	
ERASE	1	11	A7-A0	Erase selected register.	
WRITE	1	01	A7-A0	D15-D0 Writes data pattern D15-D0 into selected req	
ERAL	1	00	10XXXXXX		Erases all registers.
WRAL	1	00	01XXXXXX	D15-D0	Writes data pattern D15-D0 into all registers.

#### 512 by 8-Bit Organization (NM93C66A when ORG = GND)

Instruction	SB	OP-Code 2 Bits	Address 9 Bits	Data 8 Bits	Comments
READ	1	10	A8-A0		Read data stored in selected registers.
EWEN	1	00	11XXXXXXX	Enables programming modes.	
EWDS	1	00	00XXXXXXX	Disables all programming modes.	
ERASE	1	11	A8-A0		Erase selected register.
WRITE	1	01	A8-A0	D7-D0	Writes data pattern D7-D0 into selected register.
ERAL	1	00	10XXXXXXX		Erases all registers.
WRAL	1	00	01XXXXXXX	D7-D0 Writes data pattern D7-D0 into all registers.	

6

## **Functional Description**

#### **Programming:**

- Programming is initiated by clocking in the Start Bit, Opcode bits, Address bits and the 8/16 data bits (refer to the ORG pin section).
- Programming is started by bringing the CS pin low. Once the programming cycle is started, it cannot be stopped. (Bringing V<sub>CC</sub> low will stop any programming, but will also result in data corruption.)
- 3. The status of the programming cycle (BUSY or READY) is observed by bringing the CS pin high and observing the output state. If the output is LOW, the device is still programming (BUSY). If the output is HIGH, the programming cycle has been completed and the device is ready for the next operation. Note that the output will be tri-stated each time CS is brought low and the R/B status will be shown each time CS is brought high.
- 4. After programming, the READY state (output HIGH) can be reset and the output tri-stated by clocking in a single Start Bit. This Start Bit can be the first bit in a command string, or CS can be brought low again to reset all internal circuits. In any case, clocking in a '1' bit will tri-state the output.

#### Read (READ):

The READ instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a serial-out shift register. A dummy bit (logical 0) precedes the serial data output string. Output data changes are initiated by a low to high transition of SK after the last address bit (A0) is clocked in.

#### Erase/Write Enable (EWEN):

When  $V_{\rm CC}$  is applied to the part, it "powers up" in the Erase/Write Disable (EWDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or  $V_{\rm CC}$  is removed from the part.

www.fairchildsemi.com

# Functional Description (Continued)

# Erase/Write Disable (EWDS):

To protect against accidental data overwrites, the Erase/Write Disable (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

#### Erase (ERASE):

The ERASE instruction will program all bits in the specified register to the logical "1" state. Please refer to the Programming section for details.

#### Write (WRITE):

The WRITE instruction is followed by 16 bits of data (or 8 bits of data when using the NM93C66A in the x8 organization) to be written into the specified address. Please refer to the Programming section for details.

#### Erase All (ERAL):


The ERAL instruction will simultaneously program all registers in the memory array to the logical "1" state.

#### Write All (WRAL):

The WRAL instruction will simultaneously program all registers with the data pattern specified in the instruction.

#### Timing Diagrams for the NM93C66A

Synchronous Data Timing




DS012510-4


# Timing Diagrams for the NM93C66A (Continued)

# Key for Timing Diagrams Organization of Address and Data Fields for the NM93C66A

ORG Pin	Organization	A <sub>N</sub>	D <sub>N</sub>
V <sub>CC</sub> or NC	256 x 16	<b>A</b> 7	D15
V <sub>SS</sub>	512 x 8	A8	D7



DS012510-5




EWDS
DO = TRI-STATE


CS
SK
DI
1 0 0 0 0 X ... X


ORG = VCC, 6 X'S
ORG = VSS, 7 X'S


DS012510-7



# Physical Dimensions inches (millimeters) unless otherwise noted








Molded Small Outline Package (M8)
Package Number M08A

# Physical Dimensions inches (millimeters) unless otherwise noted




Notes: Unless otherwise specified

1. Reference JEDEC registration MO153. Variation AA. Dated 7/93

8-Pin Molded TSSOP, JEDEC (MT8)
Package Number MTC08

## Physical Dimensions inches (millimeters) unless otherwise noted



Molded Dual-In-Line Package (N)
Package Number N08E

# **Life Support Policy**

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implantinto the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Americas	Fairchild S Europe	Fairchild Semiconductor Europe		Fairchild Semiconductor Hong Kong	Fairchild Semiconductor Japan Ltd.
Customer Response Center	•	Fax	+44 (0) 1793-856858	8/F, Room 808, Empire Centre	4F, Natsume Bldg
Tel 1-888-522-5372	Deutsch	Tel	+49 (0) 8141-6102-0	68 Mody Road, Tsimshatsui East	2-18-6, Yushima, Bunkyo-ku
	English	Tel	+44 (0) 1793-856856	Kowloon Hong Kong	Tokyo, 113-0034 Japan
	Français	Tel	+33 (0) 1-6930-3696	Tel, +852-2722-8338	Tel 81-3-3818-8840
	Italiano	Tel	+39 (0) 2-249111-1	Fax +852-2722-8383	Fax 81-3-3818-8841

Fairchild does not assume any responsibility tor use ot any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications