

1. DESCRIPTION

The XL3525 series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to ± 1 % and the input common mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment.


These devices also feature built in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuity and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for subnormal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitterfree operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totempole designs capable of sourcing or sinking in excess of 200 mA. The XL3525K output stage features NOR logic, giving a LOW output for an OFF state.

2. FEATURES

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO ± 1 %
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS




3. PIN CONNECTIONS





4. FUNCTIONAL BLOCK DIAGRAM



Block Diagram



5. SPECIFICATIONS

5.1. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
Vi	Supply Voltage	40	V
VC	Collector Supply Voltage	40	V
losc	Oscillator Charging Current	5	mA
Io	Output Current, Source or Sink	500	mA
I _R	Reference Output Current	50	mA
I _T	Current through C _T Terminal Logic Inputs Analog Inputs	5 - 0.3 to + 5.5 - 0.3 to V _i	mA V V
Ptot	Total Power Dissipation at T _{amb} = 70 °C	1000	mW
Tj	Junction Temperature Range	– 55 to 150	°C
T _{Stg}	Storage Temperature Range	– 65 to 150	°C
Т _{ор}	Operating Ambient Temperature : XL2525K XL3525K	– 25 to 85 0 to 70	°°°

5.2. Thermal Resistance Characteristics

Symbol	Parameter	SO16	DIP16	Unit
Rth j-amb T	Thermal Resistance Junction-pins Thermal Resistance Junction-ambient Thermal Resistance Junction-alumina (*)	50	50 80	°C/W °C/W °C/W

^[1] Thermal resistance junction-alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 × 20 mm; 0.65 mm thickness with infinite heatsink.

5.3. Recommended Operating Conditions

Parameter	Value
Input Voltage (V _i)	8 to 35 V
Collector Supply Voltage (V _C)	4.5 to 35 V
Sink/Source Load Current (steady state)	0 to 100 mA
Sink/Source Load Current (peak)	0 to 400 mA
Reference Load Current	0 to 20 mA
Oscillator Frequency Range	100 Hz to 400 KHz
Oscillator Timing Resistor	2 KΩ to 150 KΩ
Oscillator Timing Capacitor	0.001 μF to 0.1 μF
Dead Time Resistor Range	0 to 500 Ω

^[1] Range over which the device is functional and parameter limits are guaranteed.

www.xinluda.com 4 / 14 Rev 2.3



5.4. Electrical Characteristics

(V = 20 V, and over operating temperature, unless otherwise specified)

				XL25	25K		XL3		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
		REFERENCE SEC	TION			•			
VREF	Output Voltage	T _j = 25 °C	5.05	5.1	5.15	5	5.1	5.2	V
ΔV_{REF}	Line Regulation	V _i = 8 to 35 V		10	20		10	20	mV
ΔV_{REF}	Load Regulation	I _L = 0 to 20 mA		20	50		20	50	mV
$\Delta V_{REF}/\Delta T^*$	Temp. Stability	Over Operating Range		20	50		20	50	mV
*	Total Output Variation	Line, Load and Temperature	5		5.2	4.95		5.25	V
	Short Circuit Current	V _{REF} = 0 T _j = 25 °C		80	100		80	100	mA
*	Output Noise Voltage	10 Hz ≤f ≤ 10 kHz, Tj = 25 °C		40	200		40	200	μVrms
ΔV _{REF} *	Long Term Stability	T _j = 125 °C, 1000 hrs 20 50 20		50	mV				
		OSCILLATOR SECT	ION * *	k					
*, •	Initial Accuracy	Tj = 25 °C		± 2	± 6		± 2	± 6	%
*, •	Voltage Stability	V _i = 8 to 35 V		± 0.3	± 1		± 1	± 2	%
$\Delta f/\Delta T^*$	Temperature Stability	Over Operating Range		± 3	± 6		± 3	± 6	%
fMIN	Minimum Frequency	R_T = 200 KΩ C_T = 0.1 μF			120			120	Hz
fMAX	Maximum Frequency	$R_T = 2 \text{ K}\Omega \text{ C}_T = 470 \text{ pF}$	400			400			KHz
	Current Mirror	I _{RT} = 2 mA	1.7	2	2.2	1.7	2	2.2	mA
*, •	Clock Amplitude		3	3.5		3	3.5		V
*, •	Clock Width	T _j = 25 °C	0.3	0.5	1	0.3	0.5	1	μs
	Sync Threshold		1.2	2	2.8	1.2	2	2.8	V
	Sync Input Current	Sync Voltage = 3.5 V		1	2.5		1	2.5	mA
		ERROR AMPLIFIER SECTIO	N (V _{CM}	= 5.1 V	')				
Vos	Input Offset Voltage			0.5	5		2	10	mV
I _b	Input Bias Current			1	10		1	10	μΑ
los	Input Offset Current				1			1	μΑ
	DC Open Loop Gain	$R_L \ge 10~M\Omega$	60	75		60	75		dB
*	Gain Bandwidth Product	$G_v = 0 \text{ dB}$ $T_j = 25 \text{ °C}$	1	2		1	2		MHz
*, ■	DC Transconduct.	30 KΩ \leq RL \leq 1 MΩ T _j = 25 °C	1.1	1.5		1.1	1.5		ms
	Output Low Level			0.2	0.5		0.2	0.5	٧
	Output High Level		3.8	5.6		3.8	5.6		٧
CMR	Comm. Mode Reject.	VCM = 1.5 to 5.2 V	60	75		60	75		dB
PSR	Supply Voltage Rejection	V _i = 8 to 35 V	50	60		50	60		dB



ELECTRICAL CHARACTERISTICS (continued)

		o l'	XL2525K			XL3525	K		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
		PWM COMPAR	ATOR						
	Minimum Duty-cycle				0			0	%
•	Maximum Duty-cycle		45	49		45	49		%
	Innut Throchold	Zero Duty-cycle	0.7	0.9		0.7	0.9		V
•	Input Threshold	Maximum Duty-cycle		3.3	3.6		3.3	3.6	V
*	Input Bias Current			0.05	1		0.05	1	μΑ
		SHUTDOWN SE	CTION						
	Soft Start Current	V _{SD} = 0 V, V _{SS} = 0 V	25	50	80	25	50	80	μА
	Soft Start Low Level	V _{SD} = 2.5 V		0.4	0.7		0.4	0.7	V
	Shutdown Threshold	To outputs, $V_{SS} = 5.1 \text{ V T}_j = 25 ^{\circ}\text{C}$	0.6	0.8	1	0.6	0.8	1	٧
	Shutdown Input Current	V _{SD} = 2.5 V		0.4	1		0.4	1	mA
*	Shutdown Delay	V _{SD} = 2.5 V T _j = 25 °C		0.2	0.5		0.2	0.5	μs
		OUTPUT DRIVERS (each or	utput) (/ _c = 20	V)				
	Outrot Love Love	lsink = 20 mA		0.2	0.4		0.2	0.4	V
	Output Low Level	I _{sink} = 100 mA		1	2		1	2	V
	Outrout High Laure	I _{source} = 20 mA	18	19		18	19		V
	Output High Level	I _{source} = 100 mA	17	18		17	18		V
	Under-Voltage Lockout	V _{comp} and V _{ss} = High	6	7	8	6	7	8	V
lc	Collector Leakage	V _C = 35 V			200			200	μΑ
t _r *	Rise Time	C _L = 1 nF, T _j = 25 °C		100	600		100	600	ns
t _f *	Fall Time	C _L = 1 nF, T _j = 25 °C		50	300		50	300	ns
		TOTAL STANDBY	CURREN	Т					
Is	Supply Current	V _i = 35 V		14	20		14	20	mA

^{*} These parameters, although guaranteed over the recommended operating conditions, are not 100 % tested in production.


$$f = \frac{1}{C\tau(0.7R\tau + 3Ro)}$$

■ DC transconductance (g_M) relates to DC open-loop voltage gain (G_V) according to the following equation: $G_V = g_M R_L$ where R_L is the resistance from pin 9 to ground. The minimum g_M specification is used to calculate minimum G_V when the error amplifier output is loaded.

[•] Tested at fosc = 40 KHz (RT = 3.6 K , CT = 10nF, RD = 0). Approximate oscillator frequency is defined by :



TEST CIRCUIT








Figure 1: Oscillator Charge Time vs. RT and CT.




Figure 2: Oscillator Discharge Time vs. RD and CT.




Figure 3: Output Saturation Characteristics.




Figure 4 : Error Amplifier Voltage Gain and Phase vs. Frequency.




Figure 5 : Error Amplifier.



6. PRINCIPLES OF OPERATION

SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pullups, either can readily accept a pull-down signal which only has to sink a maximum of $100~\mu\text{A}$ to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions : the PWM latch is immediately set providing the fastest turn-off signal to the outputs ; and a 150 μ A current sink begins to dis- charge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.




Figure 6-1: Oscillator Schematic.






Figure 6-2: Output Circuit (1/2 circuit shown).




Figure 6-3

For single-ended supplies, the driver outputs are grounded. The VC terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 6-4

In conventional push-pull bipolar designs, forward base drive is controlled by R1 - R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C1 and C2.






Figure 6-5

The low source impedance of the output drivers provides rapid charging of Power Mos input capacitance while minimizing external components.

Figure 6-6

Low power transformers can be driven directly. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.




7. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL2525Z	XL2525Z	SOP16	10.00 * 3.95	-40 to +85	MSL3	T&R	1000
XL2525K	XL2525K	SOP16(W)	10.45 * 7.5	-40 to +85	MSL3	T&R	1000
XD2525	XD2525	DIP16	19.05 * 6.35	-40 to +85	MSL3	Tube 25	1000
XL3525Z	XL3525Z	SOP16	10.00 * 3.95	-40 to +85	MSL3	T&R	1000
XL3525K	XL3525K	SOP16(W)	10.45 * 7.5	-40 to +85	MSL3	T&R	1000
XD3525	XD3525	DIP16	19.05 * 6.35	-40 to +85	MSL3	Tube 25	1000

8. DIMENSIONAL DRAWINGS





SOP16

Size Mark	Min (mm)	Max(mm)	Size Mark	Min (mm)	Max (mm)	
A	9. 80	10.00	C4	0. 203	0. 233	
A1	0, 356	0.456	D	1. 05TYP		
Λ2	1. 2'	7TYP	D1	0.40	0.70	
A3	0. 3	D2TYP	D2	0. 15 0. 25		
В	3, 85	3, 95	R1	0. 20TYP		
B1	5.84	6. 24	R2	0. 20	OTYP	
B2	5. 0	OTYP	θ 1	8° ∼ 12° TYP4		
С	1. 40	1.60	θ 2	8° ∼ 12° TYP4		
C1	0. 61	0.71	03	0° ~ 8°		
C2	0. 54	0. 64	0 4	4° ∼ 12°		
C3	0. 05	0. 25		<i>1</i>		

