

Low-Power Audio Codec with SoundWire®–I²S/TDM and Audio Processing


System Features

- Stereo headphone (HP) output with 114-dB dynamic range
 - Class H HP amplifier with four-level automatic or manual supply adjust
 - Power output 2 x 35 mW into 30 Ω
- · Mono mic input with 114-dB dynamic range
 - Low-noise headset bias with integrated bias resistor
 - 1-V_{RMS} input voltage
 - Integrated AC-coupling capacitors
- · Integrated detect features
 - OMTP (Open Mobile Terminal Platform) and AHJ (American headset jack) headset-type detection and configuration with low-impedance internal switches
 - Mic short (S0 Button) detect with ADC automute
 - Automatic Hi-Z of headset bias output to ground on headset bias current rise or HP/headset unplug
- System wake from headset/headphone plug/unplug or S0 button press
- Interrupt output
- Mono equalizer for side-tone mix
- $MIPI^{\textcircled{B}}$ SoundWire B or I^2C/I^2S/TDM control and audio interface
- S/PDIF transmit (Sony/Philips digital interface format)

- · Integrated fractional-N PLL
 - Increases system-clock flexibility for audio processing
 - Reference clock sourced from either I²S/TDM bit clock or MIPI SoundWire clock
- Audio serial port (ASP)
 - I²S (two channels) or TDM (up to four channels)
 - Slave or Hybrid-Master Mode (bit-clock slave and LRCK/FSYNC derived from bit clock)
 - Sample-rate converter (SRC) for two input channels, with bypass
 - SRC for one output channel, with bypass
 - User isochronous audio transport support
 - Supports up to 192-kHz sample rate to S/PDIF output
 - Sample rate support for 8 to 192 kHz
- · Integrated power management
 - Digital core operates from either an external 1.2-V supply or LDO from a 1.8-V supply.
 - Step-down charge pump improves HP efficiency
 - Independent peripheral power-down controls
 - Standby operation from VP with all other supplies powered off
 - VP monitor to detect and report brownout conditions
 - Low-impedance switching suppresses ground-noise

Applications

- · Ultrabooks, tablets, and smartphones
- Digital headsets







General Description

The CS42L42 is a low-power audio codec with integrated MIPI SoundWire interface or I²C/I²S/TDM interfaces designed for portable applications. It provides a high-dynamic range, stereo DAC for audio playback and a mono high-dynamic-range ADC for audio capture.

The CS42L42 provides high performance (up to 24-bit) audio for ADC and DAC audio playback and capture functions as well as for the S/PDIF transmitter. The CS42L42 architecture includes bypassable SRCs and a bypassable, three-band, 32-bit parametric equalizer that allows processing of digital audio data.

A digital mixer is used to mix the ADC or serial ports to the DACs. There is independent attenuation on each mixer input.

The processing along the output paths from the ADC or serial port to the two stereo DACs includes volume adjustment and mute control.

The CS42L42 is available in a 49-ball WLCSP package and a 48-pin QFN package for extended temperature range grade of –40°C to +85°C.



Table of Contents

1	Pin Assignments and Descriptions	. 4	
	1.1 WLČSP Pin Out (Through-Package View) 1.2 QFN Pin Out (Through-Package View)	4	
	1.2 QFN PIN OUL (Through-Package view)		
	1.3 Pin Descriptions		
2	Typical Connections	10	
	Typical Connections	12	
3	Characteristics and Specifications	. 13	
	Table 3-1. Parameter Definitions	13	
	Table 3-2. Recommended Operating Conditions	13	
	Table 3-3. Absolute Maximum Ratings	13	
	Table 3-4. Output Fault Rating Table 3-5. Combined High-Performance ADC On-Chip Analog and	14	
	Table 3-5. Combined High-Performance ADC On-Chip Analog and	4.4	
	Digital Filter Characteristics		
	Table 3-7. Combined DAC Digital, On-Chip Analog, and	14	
	HPOUTx Filter Characteristics	1/	
	Table 3-8 DAC High-Pass Filter (HPF) Characteristics	15	
	Table 3-8. DAC High-Pass Filter (HPF) Characteristics Table 3-9. HSINx to SDOUT with SRC-Enabled Datapath	10	7
	Characteristics	15	•
	Table 3-10. SDIN to HPOUTx with SRC-Enabled Datapath		
	Characteristics	15	
	Table 3-11. Wind-Noise Digital Filter Characteristics	16	
	Table 3-12. HSIN-to-Serial Data Out Characteristics Table 3-13. Serial Data In-to-HPOUTx Characteristics	17	
	Table 3-13. Serial Data In-to-HPOUTx Characteristics	18	
	Table 3-14. HSBIAS Characteristics	19	
	Table 3-15. Switching Specifications—HSBIAS	20	
	Table 3-16. DC Characteristics Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics	22	
	Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics	22	
	Table 3-18. Power Consumption	24	
	Table 3-19. Register Field Settings Table 3-20. S0 Button Detect Characteristics		
	Table 3-20. So Button Detect Characteristics		
	Table 3-21. Switching Specifications—Soundwife Polt	20	
	Table 3-23. Switching Characteristics—S/PDIF Transmitter	<u>2</u> 7	
	Table 3-24. I ² C Slave Port Characteristics	28	
	Table 3-25. Digital Interface Specifications and Characteristics	. 29	
4	Functional Description	30	
	4.1 Analog Input	32	
	4.2 Digital Mixer	. 33	
	4.3 Three-Band Equalizer	. 34	
	4.4 Analog Output 4.5 System Headphone Parasitic Resistances	. 37	_
	4.5 System Headphone Parasitic Resistances	. 40	8
	4.6 Class H Amplifier	. 42	
	4.7 Clocking Architecture	. 47	
	4.8 SoundWire Interface	. 53	•
	$4.9 \text{ Audio Serial Poil (ASP)} \dots \dots$. 07	9
	4.10 S/PDIF Tx Port	76	
	4.12 Headset Interface	77	
	4 13 Headset Type Detect	79	10
	4.13 Headset Type Detect	80	
	4.15 Power-Supply Considerations	. 83	
	4.16 Control-Port Operation	85	11
	4.17 Reset		12
	4.18 Interrupts	. 88	13
	4.19 FILT+ Operation	. 90	14
5	System Applications	91	
	5.1 Power-Up Sequence	. 91	
	5.2 Power-Down Sequence	. 93	
	5.3 SoundWire Power Sequences		
	5.4 Page 0x30 Read Sequence	. 98	
	5.5 PLĽ Clocking 5.6 Standby Mode and Headset Clamps	. 90	
	5.7 Detection Sequence from Wake	00	
	5.8 VD_FILT/VL ESD Diode	102	
	5.9 External Output Switch Considerations	102	
6	Register Quick Reference	104	
	6.1 SoundWire Address Maps	105	
	6.2 Slave Control Port Registers	106	
	6.3 Slave Data Port 1–3, 15 Registers	107	
	6.4 Global Registers	108	
	6.5 Power-Down and Headset-Detect Registers	109	
	6.6 Clocking Registers	110	


6.7 Interrupt Registers	110
6.8 Fractional-N PLL Registers	112
	112
6.9 HP Load Detect Registers	112
6.10 Headset Interface Registers	112
6.11 Headset Bias Registers	113
6.12 ADC Bogistere	112
6.12 ADC Registers	113
6.13 DAC Registers	114
6.14 HP Control Registers	114
6.15 Class H Registers	11/
	444
6.16 Mixer Volume Registers	114
6.17 Equalizer Registers	115
6 18 AudioPort Interface Registers	115
6 10 SQC Degisters	110
6.19 SRC Registers	110
6.20 DMA Registers	116
6.21 S/PDIF Registers	116
6.22 Serial Port Transmit Registers	117
6.23 Serial Port Receive Registers	117
6 24 ID Registers	118
7 Register Descriptions	118
7 Count d Wire Control Dart O Desistars	110
7.1 Soundville Control Port 0 Registers	119
7.2 SoundWire Data Port (1–3) Descriptions	125
7.3 Global Registers	129
7.2 SoundWire Data Port (1–3) Descriptions 7.3 Global Registers 7.4 Power Down and Headset Detects	122
	132
7.5 Clocking Registers	138
7.6 Interrupt Registers	141
7 7 Fractional-N PLL Registers	148
7.8 HP Load-Detect Registers	150
7.8 HP Load-Delect Registers	150
7.9 Headset Interface Registers	150
7.10 Headset Bias Registers	154
7.11 ADC Registers	155
7.10 DO Control Devictore	155
7.12 DAC Control Registers	150
7.13 HP Control Register	157
7.14 Class H Register	157
7.15 Mixer	157
7.10 MIXEL	157
7.16 Equalizer	158
7.17 AudioPort Interface Registers	160
7.18 SRC Registers	162
7.19 DMA Registers	162
	102
7.20 S/PDIF	163
7.20 S/PDIF 7	164
7.22 Serial Port Receive Registers	166
7.22 UD Degistere	170
7.23 ID Registers	170
8 PCB Layout Considerations	171
8.1 Power Supply	171
8.2 Grounding	171
8.2 Grounding	171
	1/1
9 Plots	172
9.1 Digital Filter Response	172
9 2 Windnoise Filter Responses	178
0.2 USBIAS Current Conce vo V/D Voltage nor Trin Catting	100
9.5 HODIAS Current Sense vs. VP voltage per Trip Setting	100
9.1 Digital Filler Response 9.2 Windnoise Filter Responses 9.3 HSBIAS Current Sense vs. VP Voltage per Trip Setting 10.1 WLCSP Package Dimensions 10.2 OFN Backage Dimensions	181
10.1 WLCSP Package Dimensions	181
10.2 QFN Package Dimensions	182
44 Thermal Characteristics	402
11 Thermal Characteristics	103
12 Ordering Information	183
13 References	183
14 Revision History	
	104



1 Pin Assignments and Descriptions

This section shows pin assignments and describes pin functions.

1.1 WLCSP Pin Out (Through-Package View)





1.2 QFN Pin Out (Through-Package View)




Figure 1-2. QFN Pin Diagram



1.3 Pin Descriptions

Table 1-1. Pin Descriptions

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection	Driver	Receiver	State at Reset
					Microphone 🕥				
HS_CLAMP1 HS_CLAMP2	F2 E2	26 27	VP	I	Headset Depletion FET Connections. Input to drain of integrated depletion FET for ground-noise rejection.	—	—	—	Input
HS3_REF HS4_REF	G4 F4	19 20	VP	I	Headset Connection Reference. Input to pseudodifferential HP output reference	_	_	_	Input
HS3 HS4	G2 F1	24 28	VP	I	Headset Connections. Input to headset and mic-button detection functions		—		Input
HSBIAS_FILT	F3	22	VP	I	Headset Bias Source Voltage Filter. Filter connection for the internal quiescent voltage used for headset bias generation.	_	_	_	Input
HSBIAS_FILT_ REF	E3	23	VP	I	Headset Bias Source Voltage Filter Reference. Input of filter connection for the internal quiescent voltage used for headset-bias generation.	_		_	Input
HSIN-	D1	30	VP	Ι	Inverting Mic Inputs. Inverting analog input for the ADC.	_	_	_	Input
HSIN+	E1	29	VP	Ι	Noninverting Mic Inputs. Noninverting analog input for the ADC.	_	_	_	Input
RING_SENSE	G3	21	VP	Ι	Ring Sense Input. Sense pin to detect S/PDIF or headphone plug. Can be configured to be debounced on plug and unplug events independently.	—	_	—	Input
					Headphone 🍈				
HPOUTA HPOUTB	E5 G5	15 16	±VCP_ FILT	0	Headphone Audio Output. Ground-centered audio output.	_	_		_
HPSENSA HPSENSB	D5 F5	14 17	±VCP_ FILT	I	Headphone Audio Sense Input. Audio sense input.	—	—	_	Input
TIP_SENSE	E4	18	VP	Ι	Tip Sense. Output can be set to wake the system. Independently configurable to be debounced on plug and unplug events.		Hi-Z	_	—
					Digital I/O				
AD0 AD1	C3 B2	35 34	VL	Ι	I ² C Address Input/SoundWire Instance ID Input. Address pins for I ² C or SoundWire Instance ID [1:0] input.	_	_	Hysteresis on CMOS input	Input
ASP_LRCK/ FSYNC	B5	43	VL	I/O	ASP Left/Right Clock or Frame Sync. Left or right word select, or frame start sync for the ASP interface.	—	CMOS output	Hysteresis on CMOS input	Input
ASP_SCLK/ SWIRE_CLK	B4	42	VL	Ι	ASP/SoundWire Serial Data Clock. SoundWire data-shift clock in SoundWire Mode or serial data-shift clock for the ASP interface in I ² S/TDM Mode. Source clock used for internal master clock generation.	_	_	Hysteresis on CMOS input	Input
ASP_SDIN/ SWIRE_SD	A5	44	VL	I/O	ASP Serial Data Input/SoundWire Serial Data Input and Output. Serial data input and output in SoundWire mode or serial data input for the ASP interface in I ² S/TDM mode.	_	CMOS output	Hysteresis on CMOS input	Input
ASP_SDOUT	A4	41	VL	0	ASP Serial Data Output. Serial data output for the ASP interface.	Weak pull-down	CMOS output	—	Output
DIGLDO_PDN	D4	4	VP	Ι	Digital LDO Power Down. Digital core logic LDO power down.	_		Hysteresis on CMOS input	Input
ĪNT	B7	2	VP	0	Interrupt output. Programmable, open-drain, active-low programmable interrupt output.	_	CMOS open-drain output	<u> </u>	Output
RESET	C5	1	VP	Ι	Reset. Hardware reset.	_		Hysteresis on CMOS input	Input
SCL	A2	37	VL	I	I ² C Clock. Clock input for the I ² C interface.	_	_	Hysteresis on CMOS input	Input



Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection	Driver	Receiver	State at Reset
SDA	A1	36	VL	I/O	I ² C Input/Output. I ² C input and output.	_	CMOS open-drain output	Hysteresis on CMOS input	Input
SPDIF_TX	A6	45	VL	0	S/PDIF Audio Serial Data Output. Serial data output for S/PDIF interface.		CMOS output	—	Output
SWIRE_SEL	D3	40	VL	I	SoundWire Select. SoundWire interface selection input. Defines the serial and audio interface type. If asserted, SoundWire is the control and audio interface, otherwise I ² C is control and TDM/I ² S is used for audio data.	_	_	Hysteresis on CMOS input	Input
VL_SEL	C4	48	VP	I	VL Supply Voltage Select. Select for VL power supply voltage level. Connect to VP for 1.8-V VL supply, connect to GNDD for 1.2-V VL supply	_	_	Hysteresis on CMOS input	Input
WAKE	C6	3	VP	0	Wake up. Programmable, open-drain, active-low output. This outputs the state of the Mic S0 or HP wake detect.		Hi-Z, CMOS open-drain output		Output
					Charge Pump 🛑				
-VCP_FILT	G6	13	VCP/ VP ¹	0	Inverting Charge Pump Filter Connection. Power supply for the inverting charge pump that provides the negative rail for the HP amplifier.	_	_	_	_
+VCP_FILT	E6	10	VCP/ VP ¹	0	Step Down Charge Pump Filter Connection. Power supply for the step down charge pump that provides the positive rail for the HP amplifier.	—	—	_	
FLYC	F7	9	VCP/ VP ¹	0	Charge Pump Cap Common Node. Common positive node for the HP amplifiers' step-down and inverting charge pumps' flying capacitors.	_	—	_	_
FLYN	G7	11	VCP/ VP ¹	0	Charge Pump Cap Negative Node. Negative node for the inverting charge pump's flying capacitor.				—
FLYP	E7	8	VCP/ VP ¹	0	Charge Pump Cap Positive Node. Positive node for HP amps' step-down charge pump's flying capacitor.		—	—	—
					Power				
FILT+	C1	32	VA	Ι	Positive Voltage Reference. Positive reference voltage for internal sampling circuits.	—	—	—	—
VA	B1	33	N/A	Ι	Analog Power Supply. Power supply for the internal analog section.			_	_
VCP	D6	7	N/A	I	Charge Pump Power. Power supply for the internal HP amplifiers charge pump.			—	_
VD_FILT	A7	47	N/A	Ι	1.2-V Digital Core Power Supply. Power supply for internal digital logic.	_	—	_	_
VL	A3	39	N/A	Ι	I/O Power Supply. Power supply for external interface and internal digital logic.	_	—	_	_
VP	D7	6	N/A	I	High Voltage Interface Supply. Power supply for high voltage interface.	_	_	_	_
					Ground				
GNDA	C2	31	N/A	I	Analog Ground. Ground reference for the internal analog section.	_	_	_	_
GNDL	B3	38	N/A	I	Digital Ground. Ground reference for interface section.	_		_	
GNDHS	G1	25	N/A	Ι	Headset Ground. Ground reference for the internal analog section.	_	_	_	
GNDCP	F6	12	N/A	I	Charge Pump Ground. Ground reference for the internal HP amplifiers charge pump.	_	_	_	_
GNDD	B6	46	N/A	Ι	Digital Ground. Ground reference for the internal digital circuits.	—	_	_	
					Test				
TSTI	D2, C7		N/A	Ι	Test input. Connect to GNDA.			_	_

Table 1-1. Pin Descriptions (Cont.)

1. The power supply is determined by ADPTPWR setting (see Section 7.14.1). VP is used if ADPTPWR = 001 (VP_CP Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).



1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS42L42 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GNDA) and the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.




Figure 1-3. Composite ESD Topology

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

ESD	Signal Name (CSP/QFN)	Тороlоду
Domain	(See * in Topology Figures for Pad)	Topology
VL/ GNDA ¹	AD0 AD1 ASP_LRCK/FSYNC GNDL SCL SDA ASP_SDOUT SPDIF_TX SWIRE_SEL ASP_SCLK/SWIRE_CLK SWIRE_SD/ASP_SDIN VD_FILT VL	Substrate (GNDA)
VD_FILT/ GNDA	GNDD TSTI	Substrate (GNDA)
VA/ GNDA	FILT+ GNDA VA	GNDA Substrate (GNDA)

Table 1-2. ESD Domains



Table 1-2. ESD Domains (Cont.)

ESD Domain	Signal Name (CSP/QFN) (See * in Topology Figures for Pad)	Тороlоду
VCP/ GNDA	VCP	Substrate (GNDA)
VP/ GNDA	GNDHS HS3 HS4 HS_CLAMP1 HS_CLAMP2 HSBIAS_FILT HSBIAS_FILT_REF HSIN+ HSIN- VP VL_SEL INT WAKE RESET DIGLDO_PDN	VP/GNDA Domain VP/GNDA Domain VP GNDHS GNDHS GNDHS GNDHS GNDHS GNDCP GND
+VCP_ FILT/ -VCP_ FILT	+VCP_FILT -VCP_FILT FLYN HPSENSA HPSENSB HPOUTA HPOUTB GNDCP FLYC	(GNDA) (GNDA) (GNDA) (GNDA) (GNDA) (GNDA) (GNDA) (GNDA) (CNDA)
-VCP_ FILT	FLYP HS3_REF HS4_REF RING_SENSE TIP_SENSE	

1.See Section 5.8 for additional information regarding VD_FILT and VL.



2 Typical Connections





Figure 2-1. Typical Connection Diagram for I²C, I²S, or TDM







Notes:

- 1. R_{P I} and R_{P W} values can be determined by the INT and WAKE pin specifications in Table 3-25.
- 2. R_{P I2C} values can be determined by the I²C pull-up resistance specification in Table 3-24.
- 3. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifier's supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for minimum output power and maximum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by ±20%). See Section 2.1.2 for additional details.



- Series resistance in the path of the power supplies must be avoided. Any voltage drop on VCP directly affects the negative charge-pump supply (–VCP_FILT) and clips the audio output.
- Lowering capacitance below the value shown affects PSRR, THD+N performance, ADC–DAC isolation and intermodulation, and interchannel isolation and intermodulation.

2.1 Electromagnetic Compatibility (EMC) Circuitry

The circuit in Fig. 2-3 may be applied to signals not local to the CS42L42 (i.e., that traverse significant distances) for EMC.




Figure 2-3. Optional EMC Circuit

2.1.1 Low-Profile Charge-Pump Capacitors

In the typical connection for analog mics (Fig. 2-1), the recommended capacitor values for the charge-pump circuitry are 2.2 μ F, rated as X7R/X5R or better. The following low-profile versions of these capacitors are suitable for the application:

- Description: 2.2 µF ±20%, 6.3 V, X5R, 0201
- Manufacturer, Part Number: Murata, GRM033R60J225ME47, nominal height = 0.3 mm
- Manufacturer, Part Number: AVX, 02016D225MAT2A, nominal height = 0.33 mm
- **Note:** Although the 0201 capacitors described are suitable, larger capacitors such as 0402 or larger may provide acceptable performance.

2.1.2 Ceramic Capacitor Derating

Note 3 in Fig. 2-1 highlights that ceramic capacitor derating factors can significantly affect in-circuit capacitance values and, in turn, CS42L42 performance. Under typical conditions, numerous types and brands of large-value ceramic capacitors in small packages exhibit effective capacitances well below their ±20% tolerance, with some being derated by as much as –50%. These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The derating observed varied with manufacturer and physical size: Larger capacitors performed better, as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in data sheets and in applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points versus PSRR test are 0 and 1 V_{RMS} @ 1 kHz versus 0.9 V and ~1 mV_{RMS} @ 20 Hz–20 kHz), it is documented that the capacitances vary significantly.



3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Parameter	Definition
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60 dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Offset error	The deviation of the midscale transition (111111 to 000000) from the ideal.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.

Table 3-2. Recommended Operating Conditions

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

	Parameters	Symbol	Minimum	Maximum	Unit
DC power	Charge pump	VCP	1.66	1.94	V
supply	LDO regulator for digital ¹ DIGLDO_PDN = 0 and VL_SEL = 0	VD_FILT	1.10	1.30	V
	Serial interface control port and S/PDIF transmitter DIGLDO_PDN = 0 and VL_SEL = 0 VL_SEL = 1	VL VL	1.10 1.66	1.30 1.94	V V
	Analog	VA	1.66	1.94	V
	Battery supply	VP	2.50 ²	5.25	V
External voltage applied to pin ^{3,4}	TIP_SENSE pin ±VCP_FILT domain pins ⁵ VL domain pins VA domain pins VP domain pins	V _{INHI} Vvcpf Vvl Vva Vva Vvp	-VCP_FILT -VCP_FILT 0 0 0	VP +VCP_FILT VL VA VP	> > > > >
Ambient tempera	ature	T _A	-40	+85	°C

Note: The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

1.If DIGLDO_PDN is deasserted, no external voltage must be applied to VD_FILT.

2. Although device operation is guaranteed down to 2.5 V, device performance is guaranteed only down to 3.0 V. The following are affected when VP < 3.0 V: HSBIAS, charge pump LDO, TIP_SENSE threshold, RING_SENSE threshold. 3.The maximum over/undervoltage is limited by the input current.

4. Table 1-1 lists the power supply domain in which each CS42L42 pin resides.

5.±VCP_FILT is specified in Table 3-16.

Table 3-3. Absolute Maximum Ratings

Test conditions: GNDA = GNDL = GNDCP = 0 V: voltages are with respect to ground.

	Parameters	Symbol	Minimum	Maximum	Unit
DC power supply	Charge pump, LDO, serial/control, analog (see Section 4.15)	VL, VA, VCP	-0.3	2.33	V
	Digital core	VD_FILT	-0.3	1.55	V
	Battery	VP	-0.3	6.3	V
Input current ¹		l _{in}	—	±10	mA
Ambient operating temperating	ature (power applied)	TA	-50	+115	°C
Storage temperature		T _{stg}	-65	+150	°C

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



1.Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

Table 3-4. Output Fault Rating

Test conditions: GNDA =GNDCP=0 V; VA =1.8 V; VP =3.6 V; voltages are with respect to ground.

Source ¹	Fault Supply	Expected Years ²
HPOUT(A,B)	VA	1.5
	GNDA	2
	+VCP_FILT	0.5
	-VCP_FILT	1.5
	VP	1.5
HS3/HS4 (HSx switch to ground)	HPOUT(A,B) ³	3.2
HS3/HS4 (HSx switches to HSBIAS)	HPOUT(A,B) ³	0.75
HS3_REF/HS4_REF (HSx connected to ground)	HPOUT(A,B)	3.2
HS3_REF/HS4_REF (HSx not connected to ground)	HPOUT(A,B)	0.75

1. Each source is individually connected directly to the specified supply during a fault condition.

2. The rating is based on foundry electromigration design rules when a perpetual fault exists on the HP outputs. When the specified time expires, analog performance is expected to degrade.

3. HPOUTx = 1 Vrms. If shorted to HSx, the headphone may be current limited in this configuration.

Table 3-5. Combined High-Performance ADC On-Chip Analog and Digital Filter Characteristics

Test conditions (unless specified otherwise): $T_A = +25^{\circ}C$; MCLK = 12 MHz; MCLK_SRC_SEL = 0; $Fs_{INT} = 48$ kHz; path is HSIN to internal routing engine. All gains are set to 0 dB; HPF disabled.

	Parameter ^{1,2}	Min	Typical	Max	Unit
Notch filter on	Passband (normalized to 0.417x10 ⁻³ Fs _{INT}) –0.18-dB corner	_	0.390	—	Fs _{int}
(ADC_NOTCH_	-3.0-dB corner	—	0.410	—	Fs _{int}
DIS = 0)	Passband ripple (0.417x10 ⁻³ Fs _{INT} to 0.390 Fs _{INT} ; normalized to 0.417x10 ⁻³ Fs _{int})	-0.23	—	0.15	dB
	Stopband attenuation 1 (0.5 Fs _{INT} to 0.524 Fs _{INT})	45	—	_	dB
	Stopband attenuation 2 (0.524 Fs _{INT} to 3 Fs _{INT})	70	—	_	dB
	Total group delay ³	_	5.6/Fs _{int}	_	S
Notch filter off	Passband (normalized to 0.417x10 ⁻³ Fs _{INT}) –0.05-dB corner	_	0.390	—	Fs _{int}
(ADC_NOTCH_	–3.0-dB corner	—	0.500	—	Fs _{int}
DIS = 1)	Passband ripple ($0.417 \times 10^{-3} \text{ Fs}_{\text{INT}}$ to $0.417 \text{ Fs}_{\text{INT}}$; normalized to $0.417 \times 10^{-3} \text{ Fs}_{\text{INT}}$)	-0.29	—	0.15	dB
	Stopband attenuation (0.64 Fs _{INT} to 3 Fs _{INT})	70	—	_	dB
	Total group delay ³	_	5.6/Fs _{int}	_	S

1. Response scales with Fs_{int} (internal sample rate, based on MCLK). Specifications are normalized to Fs_{int} and are denormalized by multiplying by Fs_{int}. 2. Measurements with HPF disabled require either differential configuration or single-ended configuration with –30 dBFS input signal.

3. Informational only; group delay cannot be measured for this block by itself. Total group delay includes delay through the entire ADC and decimator path total-group delay is measured at 1 kHz.

Table 3-6. ADC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): ADC_HPF_CF = 00; all gains are set to 0 dB; specifications represent the frequency response of the entire path with ADC_NOTCH_DIS = 1, SRC_ADC_BYPASS = 1, ADC_WNF_EN = 0, and ADC_HPF_EN = 1.

Pa	Minimum	Typical	Maximum	Unit	
Passband (normalized to 0.2083 FS _{INT})	–0.05-dB corner	—	0.666 x 10 ⁻³	—	Fs _{INT}
	–3.0-dB corner	—	77.0 x 10 ^{_6}	—	Fs _{INT}
Phase deviation @ 0.453 x 10 ⁻³ Fs _{INT} ^[2]		_	12.37	—	Deg
Filter settling time ³	ADC_HPF_CF = 00 (38.8 x 10 ⁻⁶ x Fs _{INT} mode)		2900/Fs _{INT}	—	S
	ADC_HPF_CF = 01 (2.5 x 10^{-3} x Fs _{INT} mode)		170/Fs _{INT}	—	S
	ADC_HPF_CF = 10 ($4.9 \times 10^{-3} \times Fs_{INT}$ mode)	—	90/Fs _{INT}		S
	ADC_HPF_CF = 11 (9.7 x 10^{-3} x Fs _{INT} mode)	_	50/Fs _{INT}	—	S

1. Response scales with FsINT (based on internal MCLK). Specifications are normalized to FsINT and are denormalized by multiplying by FsINT.

2.An additional -2° phase deviation may be present through the total path from HSIN to SDOUT.

3. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

Table 3-7. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): $T_A = +25^{\circ}C$; MCLK = 12 MHz, MCLK_SRC_SEL = 0, Fs_{INT} = 48 kHz; path is internal routing engine to HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.

Parameter ¹	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner	_	0.48		Fs _{INT}
–3.0-dB corner	—	0.50	—	Fs _{INT}
Passband ripple (0.417x10 ⁻³ Fs _{INT} to 0.417 Fs _{INT} ; normalized to 0.417x10 ⁻³ Fs _{INT})	-0.04	—	0.063	dB
Stopband attenuation (0.545 Fs _{INT} to Fs _{INT})	60	—		dB
Total group delay ²	_	5.35/Fs _{INT}	—	S

1. Response scales with FsINT (based on internal MCLK). Specifications are normalized to FsINT and denormalized by multiplying by FsINT.



2. Informational only; group delay cannot be measured for this block by itself. An additional 5.5/Fs_{int} group delay may be present through the serial ports and internal audio bus.

Table 3-8. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; $T_A = +25^{\circ}C$.

Parameter ¹	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner		0.180x10-3	_	Fs _{INT}
–3.0-dB corner	—	19.5x10 ⁻⁶	—	Fs _{INT}
Passband ripple (0.417x10 ⁻³ Fs _{INT} to 0.417 Fs _{INT} ; normalized to 0.417 Fs _{INT})	_	—	0.01	dB
Phase deviation @ 0.453x10 ^{−3} Fs _{INT}	_	2.45	_	0
Filter settling time ²		24.5x10 ³ /Fs _{INT}		S

1. Response scales with Fs_{INT} (internal sample rate, based on MCLK). Specifications are normalized to Fs_{INT} and are denormalized by multiplying by Fs_{INT} . 2. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

Table 3-9. HSINx to SDOUT with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK = Fs_{INT} = Fs_{EXT} = 48 kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 20 Hz; entire path characteristics including AFE + ADC + SRC + serial port.

	Parameters 1,2	Minimum	Typical	Maximum	Unit
ADC	Passband –0.22-dB corner	_	0.390	_	Fs _{EXT}
notch	–3.0-dB corner	—	0.410	—	Fs_{EXT}
filter	Passband ripple (0.417x10 ⁻³ Fs _{EXT} to 0.390 Fs _{EXT} ; normalized to 20 Hz)	-0.30	—	0.15	dB
enabled	Stopband rejection from 0.477 Fs _{EXT} to 3 Fs _{EXT}	70	—	_	dB
	Square wave overshoot	_	—	3.1	dB
	Group delay, bark-weighted average	—	—	38.5/Fs _{EXT}	S
	Group delay $Fs_{EXT} \le 44.1 \text{ kHz}$	—	17.4/Fs _{INT} + (13.2 ± 1.5)/Fs _{EXT}	—	S
	Fs _{EXT} ≥ 48 kHz)	—	(12.4 ± 0.5)/Fs _{INT} + (11.9 ± 1)/Fs _{EXT}	—	S
	SRC-disabled group delay ³	—	(13.9±1)/Fs	_	S
ADC	Passband –0.22-dB corner	—	0.444	—	Fs _{EXT}
notch	–3.0-dB corner	—	0.466	—	Fs_{EXT}
filter	Passband ripple (0.417x10 ⁻³ Fs _{EXT} to 0.417 Fs _{EXT} ; normalized to 20 Hz)	-0.30	—	0.15	dB
disabled	Stopband rejection from 0.480 Fs _{EXT} to 0.521 Fs _{EXT}	55	—	_	dB
	Stopband rejection from 0.521 Fs _{EXT} to 0.640 Fs _{EXT}	14	—	—	dB
	Stopband rejection from 0.640 Fs _{EXT} to 3 Fs _{EXT}	70	—	_	dB
	Square wave overshoot	—	—	3.1	dB
	Group delay, bark-weighted average	—	—	38.5/Fs _{EXT}	S
	Group delay $Fs_{EXT} \le 44.1 \text{ kHz}$	—	17.4/Fs _{INT} + (13.2 ± 1.5)/Fs _{EXT}	—	S
	Fs _{EXT} ≥ 48 kHz)	—	$(12.4 \pm 0.5)/Fs_{INT} + (11.9 \pm 1)/Fs_{EXT}$	_	S
	SRC disabled group delay ³	_	(13.9±1)/Fs	_	S

1. Fs_{EXT} is the external sample rate (LRCK/FSYNC frequency). Response scales with Fs_{EXT}.

2. Measurements with HPF disabled require either differential configuration or single-ended configuration with -30 dBFS input signal.

3. This value varies by up to 1 Fs. If SRC is disabled, $Fs = Fs_{OUT} = Fs_{IN}$.

Table 3-10. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK = $F_{S_{INT}} = F_{S_{EXT}} = 48$ kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 0.417x10⁻³ $F_{S_{EXT}}$; entire path characteristics including serial port + SRC + DAC + HPOUT.

Parameters ¹	Minimum	Typical	Maximum	Unit
Passband –0.2-dB corner	_	0.463	—	Fs _{EXT}
–3.0-dB corner		0.466	—	Fs _{EXT}
Passband ripple (0.417x10 ⁻³ Fs _{EXT} to 0.417 Fs _{EXT} ; normalized to 0.417x10 ⁻³ Fs _{EXT})	-0.16		0.02	dB
Response at 0.5 Fs _{EXT}	_		-54.9	dB
Stopband rejection from 0.480 Fs _{EXT} to 0.524 Fs _{EXT}	55		—	dB
Stopband rejection from 0.524 Fs _{EXT} to 0.545 Fs _{EXT}	39		—	dB
Stopband rejection from 0.545 Fs _{EXT} to 3 Fs _{EXT}	60		_	dB
Square wave overshoot			3.1	dB
Group delay, bark-weighted average	_		34/Fs _{EXT}	S
Group delay $Fs_{EXT} \le 48 \text{ kHz}$		(15.8 ± 1.5)/Fs _{EXT} + 10.3/Fs _{INT}	—	S
$Fs_{EXT} \ge 88.2 \text{ kHz}$	—	$(20.1 \pm 1)/Fs_{EXT} + (11.6 \pm 0.5)/Fs_{INT}$	—	S
SRC disabled group delay ²	—	(15±1)/Fs	_	S

1. Fs_{EXT} is the external sample rate (LRCK/FSYNC frequency). Response scales with Fs_{EXT}.

2. This value varies by up to 1 Fs. If SRC is disabled, Fs = Fs_{OUT} = Fs_{IN}.



Table 3-11. Wind-Noise Digital Filter Characteristics

Test conditions (unless specified otherwise): MCLK = 12 MHz; MCLK_SRC_SEL = 0; Fs_{INT} = 48 kHz; ADC HPF disabled.

Parameters 1,2	Minimum	Typical	Maximum	Unit
Passband –3.0-dB corner ADC_WNF_CF = 000	_	160	_	Hz
ADC_WNF_CF = 001	_	180	—	Hz
ADC_WNF_CF = 010	_	200	—	Hz
ADC_WNF_CF = 011		220	—	Hz
ADC_WNF_CF = 100	—	240	—	Hz
ADC_WNF_CF = 101	—	260	—	Hz
ADC_WNF_CF = 110	—	280	—	Hz
ADC_WNF_CF = 111	—	300	—	Hz
Passband –0.05-dB corner ADC_WNF_CF = 000	_	280	_	Hz
ADC_WNF_CF = 001	_	315	—	Hz
ADC_WNF_CF = 010		350	—	Hz
ADC_WNF_CF = 011		385	—	Hz
ADC_WNF_CF = 100	—	420	—	Hz
ADC_WNF_CF = 101		455	—	Hz
ADC_WNF_CF = 110		490	—	Hz
ADC_WNF_CF = 111	—	525	—	Hz
Passband ripple (–0.05-dB corner to 0.417 Fs _{INT} ; normalized to 0.417 Fs _{INT})	—	_	0.15	dB
Filter settling time ADC_WNF_CF = 000		731/Fs _{INT}	—	S
ADC_WNF_CF = 001	—	650/Fs _{INT}	—	S
ADC_WNF_CF = 010	—	585/Fs _{INT}	—	S
ADC_WNF_CF = 011	—	532/Fs _{INT}	—	S
ADC_WNF_CF = 100	—	487/Fs _{INT}	—	S
ADC_WNF_CF = 101	—	450/Fs _{INT}	—	S
ADC_WNF_CF = 110		418/Fs _{INT}	—	S
ADC_WNF_CF = 111	—	390/Fs _{INT}	_	s

Responses are clock dependent and scale with Fs_{INT}. The full-band response plot (Fig. 9-28) is normalized to Fs_{INT} and is denormalized by multiplying the x-axis scale by Fs. Passband frequencies above the transition-band response plot (Fig. 9-29) are for a Fs_{INT} of 48 kHz. Frequencies for other Fs_{INT} values are determined by multiplying the x-axis scale shown in the transition band plot and passband frequencies above by a factor of Fs_{INT}/48 kHz.
 Wind-noise HPF characteristics apply only if the given filter is enabled (ADC_WNF_EN = 1). Otherwise, the signal is unaffected by this block.



Table 3-12. HSIN-to-Serial Data Out Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input is a full-scale 1-kHz sine wave; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters and can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; T_A = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_LRCK = Fs = 48 kHz; MCLK = 12 MHz; SRC bypassed in data path; mixer attenuation and digital volume = 0 dB. ADC_HPF_EN = 1. Specifications valid for pseudodifferential and fully differential inputs.

	Parameter ¹					Unit
Dynamic range ² (defined in Tal	A-weighted	108	114		dB	
		Unweighted	105	111		dB
THD+N ³ (defined in Table 3-1)		Differential, -1-dBFS input		-85	-79	dB
		Single-ended, -1-dBFS input	—	-80	-74	dB
Common-mode rejection ⁴			_	— 72 —		
DC voltage on HSIN with pin flo	C voltage on HSIN with pin floating – 1.1				—	V
Accuracy	Offset error (defined in Table 3-1) ⁵			127		LSB
	Gain drift		—	±100	_	ppm/°C
Input	HP amp-to-analog input isolation	R _L = 3 kΩ	—	90		dB
		R _L = 30 Ω	—	83	—	dB
	Full-scale signal input voltage ⁶		1.5•VA	1.57•VA	1.64•VA	Vpp
	Input impedance ⁷		45	50	—	kΩ
	Turn-on time ⁸	ADC_SOFTRAMP_EN = 0	_	_	25	ms

1. Parameters in this table are described in detail in Table 3-1.

2.(HSIN dynamic range test configuration (pseudodifferential). Input signal is –60 dB down from the corresponding full-scale voltage.

-60 dBFS,	>	HSIN+
1 1012		HSIN-

3. ADC_HPF_EN must remain asserted for proper functionality. Failure to do so may cause clipping of the ADC digital output. 4.HSIN CMRR test configuration

00 mV _{PP} ,	•	HSIN+	
25 Hz	Ť		
		HSIN-	

5.SDOUT code with ADC HPF EN = 1 (see p. 156), ADC DIG BOOST = 0 (see p. 155).

6.ADC full-scale input voltage is measured on between HSIN+ and HSIN-. This is for single-ended or pseudodifferential input signals. 7.Measured between HSIN+ and HSIN-.

8. Turn-on time is measured from the ADC_PDN = 0 ACK signal to when data comes through the DAO port or SoundWire port. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum value specified.



Table 3-13. Serial Data In-to-HPOUTx Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode; T_A = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_LRCK = Fs_{INT} = 48-kHz mode; MCLK = 12 MHz, MCLK_SRC_SEL = 0; mixer attenuation and digital volume = 0 dB; FULL_SCALE VOL = 0 (0dB); HP load: R_I = 30 Ω , C_I = 1 nF (HPOUT LOAD = 0) and R_I = 3 k Ω , C_I = 10 nF (HPOUT LOAD = 1)SRC bypassed.

	Parameter ¹			Minimum	Typical	Maximum	Unit
R _L = 3 kΩ	Dynamic range	18–24 bit	A-weighted	108	114	_	dB
VP_CP Mode	(defined in Table 3-1)		unweighted	105	111	—	dB
	THD+N ² (defined in Table 3-1)	18–24 bit	0 dB	_	-90	-84	dB
			–20 dB	—	-83		dB
		101.1	-60 dB		-51	-48	dB
		16 bit	0 dB		-88	-82	dB
			–20 dB –60 dB	_	-73 -33	 _27	dB dB
	Idle channel noise (A-weighted)		-00 UD		2.0	-21	μV
				1 50.1/4	2.0 1.58•VA	 1.66•VA	•
D = 20 O	Full-scale output voltage ³	10.01 + #	A	1.50•VA		1.00•VA	VPP
R _L = 30 Ω VP CP Mode	Dynamic range (defined in Table 3-1)	18–24 bit	A-weighted unweighted	108 105	114 111	_	dB dB
VF_CF WIDde	THD+N ² (defined in Table 3-1)		Pout = 10 mW		-98		dB
			Pout = 10 mW Pout = 35 mW	_	-90 -75	 69	dВ
	Full-scale output voltage ³		1 Out = 33 milli	1.50•VA	1.58•VA	1.66•VA	V _{PP}
	Output power ²			1.50- 17	35.0		wpp mW
D = 45 0		40.04 bit	A	400	108		dB
R _L = 15 Ω VCP Mode	Dynamic range (defined in Table 3-1)	18–24 bit	A-weighted unweighted	102 99	108	_	dB dB
(FULL SCALE	THD+N ² (defined in Table 3-1)		Pout = 17.3 mW		-75	-69	dB
VOL = 1 [-6 dB]	Full-scale output voltage 3			0.71•VA	0.79•VA	_03 0.86•VA	
,				0.7 I*VA			V _{PP}
D 45.0	Output power ²	10.0413	A		17.3		mW
R _L = 15 Ω VP CP Mode	Dynamic range	18–24 bit	A-weighted unweighted	102 99	108 105	—	dB dB
Other characteristics			217 Hz				
(Table 3-1 gives	Interchannel isolation ³ (3 k Ω)		217 HZ 1 kHz	_	90 90	_	dB dB
parameter definitions.)			20 kHz		80		dB
	Interchannel isolation ³ (30 Ω)		217 Hz		90		dB
			1 kHz		90	_	dB
			20 kHz		70	—	dB
	Output offset voltage: mute 3,4 (ANA_MU	TE_x = 1, see p. 1	57) HPOUTx		±0.5	±1.0	mV
	Output offset voltage 3,4	-	HPOUTx	_	±0.5	±2.5	mV
	Load resistance (R _L)		Normal operation ³	15	_	—	Ω
	Load capacitance (C _L) ^{3,5}		HPOUT_LOAD = 0	_	_	1	nF
			HPOUT_LOAD = 1	—		10	nF
	Turn-on time ⁶	SLO\	W_START_EN = 000			25	ms

1. One LSB of triangular PDF dither is added to data.

2. Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.

3.HP output test configuration. Symbolized component values are specified in the test conditions above.

[HPOUTx		Test Loa	ad	Measurement
			= C _L	RL	* Device
	HSx/HSx_REF	Ţ			-

4.Assumes no external impedance on HSx/HSx_REF. External impedance on HSx/HSx_REF affects the offset and step deviation. See Section 4.4.1. 5.Amplifier is guaranteed to be stable with either headphone load setting.

6. Turn-on time is measured from when the HP_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.



Table 3-14. HSBIAS Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; GNDHS = GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V, VL = 1.8 V, VP = 3.0–5.25; I_{OUT} = 500 μ A; T_A = +25°C; PDN_ALL = 0, HSBIAS_CTRL = 2.7-V Mode.

	Para	ameters ¹		Minimum	Typical	Maximum	Unit
Output voltage ²	PDN ALL	DETECT MODE H	SBIAS CTRL				
	0/1	0x (inactive/short detect only) 10	0 (2.0-V Mode)	1.40	1.86	2.15	V
	0/1		1 (2.7-V Mode)	1.75	2.30	2.70	V
	0		0 (2.0-V Mode) [3]	1.80	2.00	2.10	V
	0	00/11 (inactive/Normal Mode) 11	1 (2.7-V Mode)	2.61	2.75	2.86	V
DC output current, I _{OUT2} ⁴		HSBIAS_CTRL :	= 10 (2.0-V Mode)	—	0.91	—	mA
		HSBIAS_CTRL =	= 11 (2.7-V Mode)	_	1.2	_	mA
Integrated output noise (measur	ed at HSx)	f	^f = 100 Hz–20 kHz		_	4	μVrms
Output resistance, R _{OUTx}				2.19	2.21	2.23	kΩ
Output resistance temperature v	variation		–40°C to +85°C		±3		%
Current-sense trip point		HSBIAS_SE	ENSE_TRIP = 000		12	_	μA
			ENSE_TRIP = 001		23		μA
			ENSE_TRIP = 010		41	—	μA
			ENSE_TRIP = 011	—	52	—	μA
			ENSE_TRIP = 100	—	64	—	μA
			ENSE_TRIP = 101	—	75	—	μA
			ENSE_TRIP = 110	—	93	-	μA
		HSBIAS_SE	ENSE_TRIP = 111	—	104	_	μA
Capacitive load				_	_	100	μF

1.If HSBIAS_CTRL = 01, the internal HSBIAS node is to be shorted to ground. Output is pulled down to ground via an internal resistance of R_{OUT} to the HS3/HS4 pins, which is, in turn, connected internally or externally to ground (per Fig. 2-1).

2. The output voltage is the unloaded, open-circuit voltage present at the HSx pin selected as HSBIAS output.

3.No audio is allowed on HSIN/HSx if DETECT_MODE = 11 and HSBIAS_CTRL = 10.

4. Specifies use limits for the normal operation and HSIN short conditions.




Table 3-15. Switching Specifications—HSBIAS

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDA = GNDP = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = VCP = 1.8 V; VP = 3.0-5.25; I_{OUT} = $500 \ \mu A$ (not valid for fall time); T_A = $+25^{\circ}C$; PDN_ALL = 0, DETECT_MODE = Normal Mode.

	Parameters ¹		Symbol	Minimum	Typical	Maximum	Unit
HS bias rise time ^{2, 3}		HSBIAS_RAMP = 00	t _{mb-rise}	—	0.002	—	ms
		HSBIAS_RAMP = 01		—	10	—	ms
		HSBIAS_RAMP = 10		—	25	—	ms
		HSBIAS_RAMP = 11		—	50	—	ms
HS bias fall time ⁴		HSBIAS_RAMP = 00	t _{mb-fall}	—	3	—	ms
		HSBIAS_RAMP = 01		—	15	—	ms
		HSBIAS_RAMP = 10		—	37	—	ms
		HSBIAS_RAMP = 11		—	75	—	ms
HS bias transition time ⁵	Condition 1 ⁶	$1.8 \text{ V} \rightarrow \text{Hi-Z}$	t _{mb-tran}	—	92	—	μs
		$2.0 \text{ V} \rightarrow \text{Hi-Z}$		—	92	—	μs
		$2.3 V \rightarrow Hi-Z$		—	93	—	μs
	Condition 2 ⁷	$2.7 \text{ V} \rightarrow 2.3 \text{ V}$	t _{mb-tran}	_	23	—	μs
		$1.8 \text{ V} \rightarrow 2.3 \text{ V}$		—	20	—	μs
		$2.0 \text{ V} \rightarrow 2.3 \text{ V}$		—	18	—	μs
		$2.0 \text{ V} \rightarrow 2.7 \text{ V}$		—	1	—	μs
	Condition 3 ⁸	$\text{Hi-Z} \rightarrow 1.8 \text{ V}$	t _{mb-tran}	_	96	—	μs
		$\text{Hi-Z} \rightarrow 2.3 \text{ V}$		—	96	—	μs
	Condition 4 ^{8,9}		t _{mb-tran}		10	—	ms
	Condition 5 ¹⁰	$Hi-Z \rightarrow 2.7 V, HSBIAS_RAMP = 01$	t _{mb-tran}	_	183	—	μs
		$Hi-Z \rightarrow 2.7 V, HSBIAS RAMP = 10$		—	198	—	μs
		$Hi-Z \rightarrow 2.7 V, HSBIAS RAMP = 11$		—	220	—	μs
HS bias droop	•	Condition 2 ⁷	V _{mb-droop}	_	_	500	mV
HS bias startup-to-stable time ¹¹		HSBIAS_RAMP = 00			0.01	—	ms
-		$HSBIAS_RAMP = 01$	Startap	—	14	—	ms
		HSBIAS_RAMP = 10		—	36	—	ms
		HSBIAS_RAMP = 11		—	65	—	ms


1.HSBIAS startup timing example



2.HSBIAS rise time is measured from 10% to 90% of the final output voltage. Transitions are specified with an HSBIAS_FILT capacitance of 4.7 µF. 3. Under the specified configuration, the HSBIAS transitions with an exponential rise time.

4.HS bias fall time is the time associated with HSBIAS falling from 95% to 5% of the programmed typical output voltage. If transitioning to Hi-Z, the output does not enter Hi-Z state until the internal digital counter completes, as determined

by the HSBIAS RAMP setting.



5.HS bias transitions between the GND mode and ON modes occur with no transition state.



6. Condition 1 transition timing. HS_BIAS_CTRL/ 1.86/2.0/2.3 V "H⊦Z/0" DETECT_MODE 1.86/2.0/ t_{mb-tran} 2.3 V HS_BIAS Voltage Hi-Z GND 7. Condition 2 transition timing. "1.86 V" "2.0 V" HS_BIAS_CTRL/ DETECT_MODE HS_BIAS_CTRL/ "2.0 V/2.3 V" "2.75 V" + "1.86 V" ▶ "2.3 V" DETECT_MODE "2.0 V" 2.0/2.3/2.75 V 2.3/2.75 V 1.86/2.0/2.3 .86/2.0 HS_BIAS HS_BIAS V_{mb-droop} Voltage Voltage GND GND-8. Due to isolation between HSBIAS internal node and HSx pins, the following is HS_BIAS_CTRL/ informational only and cannot be measured externally. Condition 3 applies when "Hi-Z/0 V" "1.86/2.3/2.0/2.75 V" DETECT MODE transitioning from Hi-Z or 0-V Mode to 1.86- or 2.30-V Mode. Condition 4 applies when transitioning from Hi-Z or 0-V Mode to 2.0- or 2.75-V Mode 1.86/2.3/2.0/2.75 V with HSBIAS_RAMP = 00. HS_BIAS Voltage Hi-Z GND 9. Condition 4 also applies when HS_BIAS_CTRL/ HS_BIAS_CTRL/ transitioning from 1.86- or 2.3-V "1.86 V" "2.0/2.75 V" "2.3 V DETECT_MODE "2.3 V" DETECT_MODE Mode to 2.0- or 2.75-V Mode. 2.0/2.75 V 2.3 V 2.3 V 2.0 V 186\ 1.86 V HS BIAS HS BIAS Voltage Voltage GND GND-10. Condition 5 applies when transitioning from Hi-Z or 0-V Mode to 2.75-V Mode with HS BIAS CTRL/ HSBIAS_RAMP = 01/10/11. "H⊧Z/0 V" "2.75 V" DETECT_MODE 2.75 V t_{mb-tran} HS_BIAS Voltage Hi-7 GND

11. Mic bias startup to stable time period begins when the mic bias voltage starts to be applied. The period ends when the output voltage is stable (output voltage is at 95% of its programmed typical value).




Table 3-16. DC Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VCP = VA = 1.8 V, VP = 3.6 V; T_A = +25°C.

	Parameters	Minimum	Typical	Maximum	Unit
VCP_FILT (No load	VP_CP Mode (ADPTPWR = 001) +VCP_FILT		2.6		V
connected to HPOUTx.)	-VCP_FILT	·	-2.6	—	V
	VCP Mode (ADPTPWR = 010) +VCP_FILT		VCP	_	V
	-VCP_FILT	·	-VCP	_	V
	VCP/2 Mode (ADPTPWR = 011) +VCP_FILT		VCP/2	—	V
	-VCP_FILT		-VCP/2	—	V
	VCP/3 Mode (ADPTPWR = 100) +VCP_FILT		VCP/3	—	V
	-VCP_FILT	—	-VCP/3	—	V
HS3/HS4 ground switch r	resistance (Typical values have ±25% tolerance.)	—	0.5	—	Ω
HS_CLAMPx depletion F	ET ground switch resistance	—	1	—	Ω
Closed-loop external	External switch allowable ON-resistance (R _{ON}) ¹	—	—	1	Ω
switch configuration	External switch ON-resistance flatness over SW1, SW2 R _{ON} flatness	_		0.075	Ω
	common-mode voltage appearing at switch ¹ SW3, SW4 R _{ON} flatness		—	0.02	Ω
	External switch + PCB stray capacitance (C _{ON} + C _{OFF} + PCB _{STRAY} – C) ¹	—	100	_	pF
Other DC filter	FILT+ voltage	l —	VA	_	V
	HP output current limiter on threshold. See Section 4.6.4. 2	80	115	160	mA
	VD FILT and VL power-on reset threshold (V _{POR}) Up		0.777		V
	Dowr	_	0.628	_	V
HPOUT pull-down	HPOUT PULLDOWN = 0000–0111, 1100	—	0.9	_	kΩ
resistance 3,4	HPOUT_PULLDOWN = 1001		9.3	—	kΩ
	HPOUT_PULLDOWN = 1010		5.8	—	kΩ
Headset-Detect Compara			0.65	—	V
(Step size = 0.05 V)	HSDET_COMP1_LVL = 0111		1.0	—	V
	HSDET_COMP1_LVL = 1111		1.4	—	V
Headset-Detect Compara			1.65	_	V
(Step size = 0.05 V)	HSDET_COMP2_LVL = 0111		2.0	-	V
	HSDET_COMP2_LVL = 1111	—	2.4	-	V

1. External switches. See Section 4.4.2 for additional details.



2. The HP output current limiter threshold spec is valid only while the Class H rails are in VCP Mode.

3. Typical values have ±20% tolerance.

4. Clamp is disabled (HPOUT_CLAMP = 1) and channel is powered down (HPOUT_PDN = 1).

Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V; $T_A = +25^{\circ}C$.


Parameters ¹		Minimum	Typical	Maximum	Unit
HSIN	217 Hz	_	88		dB
PSRR with 100-mVpp signal AC-coupled to VP supply	1 kHz	—	83	—	dB
	20 kHz	—	73	—	dB
HSIN	217 Hz	_	70	—	dB
PSRR with 100-mVpp signal AC-coupled to VA supply	1 kHz	_	70	—	dB
	20 kHz	—	55	—	dB
HPOUTx (–6-dB analog gain)	217 Hz	_	75	—	dB
PSRR with 100-mVpp signal AC coupled to VA supply ²	1 kHz	—	75	—	dB
	20 kHz	—	70	—	dB
HPOUTx (–6-dB analog gain)	217 Hz	_	85	—	dB
PSRR with 100-mVpp signal AC-coupled to VCP supply ²	1 kHz	—	85	—	dB
	20 kHz	—	65	—	dB
HPOUTx (0-dB analog gain)	217 Hz		80	—	dB
PSRR with 100-mVpp signal AC coupled to VP supply	1 kHz	—	80	—	dB
	20 kHz	—	60	—	dB



Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics (Cont.)

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V; $T_A = +25^{\circ}C$.

Parameters ¹		Minimum	Typical	Maximum	Unit
HSBIAS (HSBIAS = 2.7-V mode, I _{OUT} = 500 µA)	217 Hz		105		dB
PSRR with 100-mVpp signal AC coupled to VA supply 3,4	1 kHz	_	100	—	dB
	20 kHz	—	83	—	dB
HSBIAS (HSBIAS = 2.7-V mode, I _{OUT} = 500 µA)	217 Hz	_	108	_	dB
PSRR with 1-Vpp signal AC coupled to VP supply 4	1 kHz	_	95	—	dB
	20 kHz	—	70	—	dB
HSBIAS (Normal Mode, HSBIAS = 2.0-V mode, I _{OUT} = 500 µA)	217 Hz	_	75	_	dB
PSRR with 100-mVpp signal AC coupled to VA supply ^{3,4}	1 kHz		70	_	dB
	20 kHz	—	55	—	dB
HSBIAS (Normal Mode, HSBIAS = 2.0-V mode, I _{OUT} = 500 µA)	217 Hz	<u> </u>	75	—	dB
PSRR with 100-mVpp signal AC coupled to VP supply ⁴	1 kHz	_	70	—	dB
	20 kHz	l —	55	—	dB



2.No load connected to any analog outputs.

3. The accurate reference, which sets the HSBIAS output voltage, is powered from VA.

4. If HS_CLAMP1/2 are connected to HS3/4, PSRR is reduced by 6 dB.



Table 3-18. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VL = 1.8 V; DIGLDO_PDN is deasserted; VP = 3.6 V; $T_A = +25^{\circ}C$; ASP_LRCK = 48-kHz Mode; $F_{S_{INT}} = 48$ kHz; SCLK = 12 MHz, MCLK_SRC_SEL = 0;mixer attenuation = 0 dB; FULL_SCALE_VOL = 1 (-6 dB) for HPOUTx, TIP_SENSE_CTRL = 11, all other fields are set to defaults; no signal on any input; control port inactive; input clock/data are held low when not required; test load is $R_L = 30 \Omega$ and $C_L = 1$ nF for HPOUTx; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., HPOUTx); see Fig. 3-1.

	Use Cases		Class H	Ту	bical Cu	urrent (µ	JA)	Total Power
		036 04363	Mode	İVA	i_{VCP}	i _{VL}	İVP	(µW)
1	А	Off 1	—	0	0	0	3.1	11.16
2	А	Standby ^{2,3} Depletion FETs on	—	0	0	0	20	72.0
	В	S0 Detect and tip sense active, Depletion FETs off	—	0	0	0	28	100.8
3	А	Standby (RCO Mode) ^{4,5} Depletion FETs on	—	0	0	343	31	729
	В	S0 Detect and tip sense active, Depletion FETs off	—	0	0	343	37	751
4	А	Record	—	1483	0	663	58	4072
5	А	Playback Stereo HPOUT (no signal, HPOUT_LOAD = 0)	VCP/3	1413	1204	858	58	6464
	В	Stereo HPOUT (0.1 mW, HPOUT_LOAD = 0)	VCP/3	1441	2336	965	58	8744
6	А	S/PDIF Tx (SCLK = 12.288 MHz, 48-kHz data rate, 24-bit, no S/PDIF transmitter load) 6	—	0	0	418	26	846
7	А	Voice call Headset (HSIN, HSBIAS_CTRL = 10)	—	3032	1200	1569	270	11414
	В	Voice call (SoundWire) Headset (HSIN, HSBIAS_CTRL = 10)	—	3032	1200	1815	270	11857

1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VL = VCP = 0 V; VP = 3.6 V.


2. Standby configuration: Clock/data lines held low; VA = VL = VCP = 0 V; VP = 3.6 V; M MIC WAKE = 0, M HP WAKE = 0 (unmasked).

3.SCLK_PRESENT = 1.

4.SCLK_PRESENT = 0 (RCO clocking).

5.Standby configuration (RCO clocking): Clock/data lines held low; VA = 0 V; VL = 1.8 V, VCP = 0 V, VP = 3.6 V; M_MIC_WAKE = 0, M_HP_WAKE = 0 (unmasked).

6.SCLK = 12.288 MHz, PLL off, SPDIF_CLK_DIV = 001 (divide factor = 2); data lines held low.




Note: The current draw on the VA, VCP, and VL power supply pins is derived from the measured voltage drop across a $10-\Omega$ series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the VP supply, an ammeter is used for the measurement.

Figure 3-1. Power Consumption Test Configuration



Table 3-19. Register Field Settings



1.LATCH_TO_VP must be set for the following settings to take effect: TIP_ SENSE_CTRL, DETECT_MODE, HS_CLAMP_DISABLE, HSBIAS_CTRL.

Table 3-20. S0 Button Detect Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V, VL = 1.8 V, VP = 3.0–5.25 V; T_A = +25°C.

	Parameters M		Typical	Maximum	Unit
HS DC-detection	Short-detect threshold (S0 button)	100	150	200	mV
parameters	Total group delay	—	5	_	ms
	HS DC detect threshold ¹	—	(M+1) x 1.5625	_	%
	DC level detect power-up time ²	—	11	—	ms

1. The variable M refers to the decimal representation of the HS DETECT LEVEL setting (see p. 153).

2. Time for the DC level detector circuits to completely power up after PDN_MIC_LVL_DETECT transitions from 1 to 0 (see p. 152).

Table 3-21. Switching Specifications—SoundWire Port

Test conditions (unless specified otherwise): GND = 0 V; SWIRE_SEL pin = VL; voltages are with respect to ground; VD_FILT = 1.2 V; VA = 1.8 V; VP = 3.6 V; TA = +25°C; logic 0 = ground, logic 1 = VL; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds for VL logic (as shown in Table 3-25).

	Paran	neter	Symbol	Minimum	Maximum	Unit
VL = 1.2	SWIRE_CLK frequency	Small data bus (10- to 60-pF capacitance) Large data bus (10- to 100-pF capacitance)	F _{SWSCLK}		12.3 11.0	MHz MHz
	Input clock slew time	Small data bus Large data bus		2.0 2.0	5.0 6.0	ns ns
	Data output slew time ¹		T _{SLEW}	2.0	_	ns
	Data driver disable time ²		T _{DZ}		5.0	ns
	Delay from clock to active state		T _{ZD}	8.1	_	ns
	Time for data output valid	Small data bus (10- to 60-pF capacitance) Large data bus (10- to 100-pF capacitance)	T _{OV_DATA}		27.9 29.0	ns ns
	Data output hold time		T _{OH_DATA}	6.7		ns
	Data input minimum setup time 2	2	TISETUP_MIN_DATA	_	0.0	ns
	Data input minimum hold time		T _{IHOLD_MIN_DATA}	—	4.0	ns
	Clock input duty cycle		—	45	55	%
	VL logic (SWIRE_CLK and	High-level output voltage	011	0.8*VL		V
	SWIRE_SD pins)	Low-level output voltage High-level input voltage		0.65*VL	0.2*VL	V V
		Low-level input voltage		—	0.35*VL	V
		Input voltage threshold (rising edge) Input voltage threshold (falling edge)		0.5*VL 0.35*VL	0.65*VL 0.5*VL	V V
		Hysteresis voltage		0.1*VL	_	V



Table 3-21. Switching Specifications—SoundWire Port (Cont.)

Test conditions (unless specified otherwise): GND = 0 V; SWIRE_SEL pin = VL; voltages are with respect to ground; VD_FILT = 1.2 V; VA = 1.8 V; VP = 3.6 V; TA = +25°C; logic 0 = ground, logic 1 = VL; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds for VL logic (as shown in Table 3-25).

	Paran	neter	Symbol	Minimum	Maximum	Unit
VL = 1.8	SWIRE_CLK frequency	Small data bus (10- to 60-pF capacitance) Large data bus (10- to 100-pF capacitance)	F _{SWSCLK}		12.7 10.1	MHz MHz
	Input clock slew time	Small data bus Large data bus		2.0 2.0	5.4 9.0	ns ns
	Data output slew time ¹		T _{SLEW}	2.0	—	ns
	Data driver disable time ²		T _{DZ}	_	4.0	ns
	Delay from clock to active state		T _{ZD}	7.9	—	ns
	Time for data output valid	Small data bus (10- to 60-pF capacitance) Large data bus (10- to 100-pF capacitance)	T _{OV_DATA}		27.6 31.6	ns ns
	Data output hold time		T _{OH_DATA}	6.7		ns
	Data input minimum setup time 2	2	TISETUP MIN DATA	_	0.0	ns
	Data input minimum hold time		T _{IHOLD} MIN DATA	_	4.0	ns
	Clock input duty cycle			45	55	%
	VL logic (SWIRE_CLK and SWIRE SD pins)	High-level output voltage Low-level output voltage		0.8*VL		V V
		High-level input voltage		0.65*VL	0.2 VL	V
		Low-level input voltage			0.35*VL	V
		Input voltage threshold (rising edge)		0.5*VL	0.65*VL	V
		Input voltage threshold (falling edge) Hysteresis voltage		0.35*VL 0.1*VL	0.5*VL —	V V

1. Slew time for positive or negative clock/data edge on clock/data output between 0.2 and 0.8 VL.







Table 3-22. Digital Audio Interface Timing Characteristics

Test conditions (unless specified otherwise): GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; values are for both VL = 1.2 and 1.8 V; inputs: Logic 0 = GNDL = 0 V, Logic 1 = VL; T_A = +25°C; C_{LOAD} = 30 pF (for VL = 1.2 V) and 60 pF (for VL = 1.8 V); input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds (see Table 3-25); ASP_TX_HIZ_DLY = 00.

	Parameters 1,2,3	Symbol	Minimum	Typical	Maximum	Unit
ASP_S	CLK frequency ⁴	f _{SCLK}	0.973 [5]	—	25.81	MHz
	igh period ⁴	t _{HI:SCLK}	18.5	_	_	ns
	ow period ⁴	t _{LO:SCLK}	18.5	_	—	ns
	uty cycle ⁴	—	45		55	%
Hybrid-	FSYNC/LRCK frame rate	—	0.99		1.01	Fs
Master	LRCK duty cycle	—	45		55	%
Mode	FSYNC high period ⁶	t _{HI:FSYNC}	1/f _{SCLK}	-	(n-1)/f _{SCLK}	s
	FSYNC/LRCK delay time after SCLK launching edge ⁷ VL = 1.8 V VL = 1.2 V	D.OLK-LKOK	0		15 17	ns ns
	SDIN setup time before SCLK latching edge 7	t _{SU:SDI}	10	—	_	ns
	SDIN hold time after SCLK latching edge ⁷	t _{H:SDI}	5	_	—	ns
	SDOUT delay time after SCLK launching edge VL = 1.8 V VL = 1.2 V	t _{D:CLK} -SDO	0		15 17	ns ns
	SDOUT Hi-Z delay time after SCLK latching edge (TDM; ASP_TX_HIZ_DLY = 00) 8.9	t _{DLY:HiZ}	- -	_	22	ns
Slave	FSYNC/LRCK frame rate	—	0.99	_	1.01	Fs
Mode	FSYNC/LRCK duty cycle	—	45	_	55	%
	FSYNC/LRCK setup time before SCLK latching edge 7	t _{SU:LRCK}	10		—	ns
	FSYNC/LRCK hold time after SCLK latching edge ⁷	t _{H:LRCK}	5		—	ns
	SDIN hold time after SCLK latching edge ⁷	t _{H:SDI}	5	_	—	ns
	FSYNC/LRCK duty cycle	—	45		55	%
	SDOUT delay time after SCLK launching edge VL = 1.8 V VL = 1.2 V		0 0		15 17	ns ns
	SDOUT Hi-Z delay time after SCLK latching edge (ASP_TX_HIZ_DLY = 00) ^{8,9}	t _{DLY:HiZ}	—	_	22	ns

1. Output clock frequencies follow SCLK frequency proportionally. Deviation of the bit-clock source from nominal supported rates is directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of SCLK becomes a +100-ppm offset in MCLK and LRCK).

2.I²S interface timing. Note: SCPOL = 1



4.SCLK is mastered from an external device. The external device is expected to maintain SCLK timing specifications.

5. SCLK operation below 2.8224 MHz may result in degraded performance.

6.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK_HI is set to 511 SCLK periods and LRCK period is set to 512 SCLK periods.

7. Data is latched on the rising or falling edge of SCLK, as determined by ASP_SCPOL_IN_x and ASP_FSD (See Section 7.5.7 and Section 7.5.8). 8. Data may be latched on either the rising or falling edge of SCLK.

9. TDM interface Hi-Z timing






Table 3-23. Switching Characteristics—S/PDIF Transmitter

Test conditions (unless specified otherwise): Outputs: Logic 0 = 0 V, Logic 1 = VL = 1.8 V; CL = 60 pF.

Parameter	Minimum	Typical	Maximum	Unit
Frame rate	32	—	192	kHz
S/PDIF transmitter output time-interval error (TIE) jitter	—	500	—	ps RMS

Table 3-24. I²C Slave Port Characteristics


Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66-1.94 V (VL_SEL = VP) or VL = 1.1-1.3 V (VL_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; T_A = $+25^{\circ}$ C; SDA load capacitance equal to maximum value of C_B = 400 pF; minimum SDA pull-up resistance, R_{P(min)}.¹ Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS42L42 with the specified load capacitance.

Parameter ²		Symbol ³	Minimum	Maximum	Unit
SCL clock frequency		f _{SCL}	—	1000	kHz
Clock low time		t _{LOW}	500	—	ns
Clock high time		t _{HIGH}	260	—	ns
Start condition hold time (before first clock pulse)		t _{HDST}	260	—	ns
Setup time for repeated start		t _{SUST}	260	—	ns
Rise time of SCL and SDA	Standard Mode Fast Mode Fast Mode Plus	t _{RC}		1000 300 120	ns ns ns
Fall time of SCL and SDA	Standard Mode Fast Mode Fast Mode Plus	t _{FC}		300 300 120	ns ns ns
Setup time for stop condition		t _{SUSP}	260	—	ns
SDA setup time to SCL rising		t _{SUD}	50	—	ns
SDA input hold time from SCL falling ⁴		t _{HDDI}	0	—	ns
Output data valid (Data/Ack) ⁵	Standard Mode Fast Mode Fast Mode Plus	t _{VDDO}		3450 900 450	ns ns ns
Bus free time between transmissions		t _{BUF}	500	—	ns
SDA bus capacitance	Fast Mode Plus Standard Mode, Fast Mode	C _B	—	550 400	pF pF
SCL/SDA pull-up resistance ¹	VL = 1.2 V VL = 1.8 V	R _P	200 250		Ω Ω
Switching time between RCO and PLL or SCLK ⁶		_	150	—	μs

1. The minimum R_P value (see Fig. 2-1) is determined by using the maximum VL level, the minimum sink current strength of its respective output, and the maximum low-level output voltage, V_{OL} . The maximum R_P value may be determined by how fast its associated signal must transition (e.g., the lower the P_P value the factor the 20 because the factor that 20 be

lower the R_P value, the faster the I²C bus can operate for a given bus load capacitance). See the I²C bus specification referenced in Section 13. 2.All timing is relative to thresholds specified in Table 3-25, V_{IL} and V_{IH} for input signals, and V_{OL} and V_{OH} for output signals.

3.I²C control-port timing



4.Data must be held long enough to bridge the SCL transition time, t_F.

5. Time from falling edge of SCL until data output is valid.

6. The switch between RCO and either SCLK or PLL occurs upon setting/clearing SCLK_PRESENT (see p. 135) and sending the I²C stop condition. An SCLK_PRESENT transition (0 to 1 or 1 to 0) starts a switch between RCO and the selected SCLK or PLL. An I²C stop condition is sent, after which a wait time of at least 150 μs is required before the next I²C transaction can begin using the newly selected clock.



Table 3-25. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS42L42 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; min/max performance data taken with VCP = VA = 1.8 V, VD_FILT = 1.2 V; VP = 3.0-5.25 V; VL = 1.66-1.94 V (VL_SEL = VP) or VL = 1.1–1.3 V (VL_SEL = GNDD); T_A = +25°C; C_L = 60 pF.

	Parameters ¹	Symbol	Min	Мах	Unit
Input leakage current ^{2,3}	ASP_SDOUT, ASP_LRCK/FSYNC	l _{in}	—	±4	μA
	ASP_SCLK/SWIRE_CLK, SWIRE_SD/ASP_SDIN		—	±3	μA
	RING_SENSE, TIP_SENSE			±100	nA
	<u>SDA, SCL</u> INT, WAKE, RESET			±100 ±100	nA nA
Innut lookene europt (Cound) Mire) 2.3		-			
Input leakage current (SoundWire) ^{2,3} ASP SCLK/SWIRE CLK and SWIRE S	Supplies as stipulated above D/ASP SDIN only VD FILT = 0 V (VL is as stated above)	l _{in}	_	±3 ±3	μΑ
ASP_SCENSWILL_CER and SWILL_C	VL = 0 V		_	[4]	μA mA
Internal weak pull-down		_	550	2450	kΩ
Input capacitance ²			—	10	pF
INT or WAKE current sink (V _{OL} = 0.3 V i	naximum)		825	—	μA
VL Logic (non-I ² C, including	High-level output voltage ($I_{OH} = -100 \ \mu A$)	V _{OH}	0.9*VL	—	V
SPDIF_TX)	Low-level output voltage	V _{OL}		0.1*VL	V
	High-level input voltage	V _{IH}	0.7*VL		V
	Low-level input voltage	VIL		0.3*VL	V
VL Logic (I ² C only)	Low-level output voltage	V _{OL}		0.2*VL	V
	High-level input voltage	VIH	0.7*VL		V
	Low-level input voltage	VIL	0.05*VL	0.3*VL	V V
	Hysteresis voltage	V _{HYS}	0.05 VL		
VP Logic (excluding TIP_SENSE)	Low-level output voltage High-level input voltage	V _{OL}	0.9	0.2	V V
	Low-level input voltage	V _{IH} V _{IL}	0.9	0.2	V
TIP SENSE 5	High-level input voltage	VIL	0.87*VP		V
	Low-level input voltage	VIH VIL		2.0	v
RING SENSE 6	RS TRIM T = 0, High-level input voltage	VIH	0.15*VP	_	V
-	Low-level input voltage	VIL	_	0.03*VP	V
	RS_TRIM_T = 1, High-level input voltage	VIH	0.40*VP	—	V
	Low-level input voltage	VIL		0.28*VP	V
RING_SENSE pull-up resistance	RING_SENSE_PU_HIZ = 1, RS_TRIM_R = 0; R _{PU} to Hi-Z	R _{PU} -Hi-Z	1.688	2.813	MΩ
	RING_SENSE_PU_HIZ = 0; R _{PU} to Mid-Z	R _{PU} -MIDZ	12.15	20.25	kΩ
TIP_SENSE current to –VCP_FILT 5	TIP_SENSE_CTRL = 11 (Short-Detect Mode)	I _{TIP_SENSE}	1.00	2.91	μA
RING_SENSE current to GND 6	RS_TRIM_R = 0 (Hi-Z Mode)	IRING_SENSE	1.00	3.2	μA

1.See Table 1-1 for serial and control-port power rails.


2. Specification is per pin. The CS42L42 is not a low-leakage device, per the MIPI Specification. See Section 13.

3. Includes current through internal pull-up or pull-down resistors on pin.

4. If VL = 0 V, the current must not exceed the values provided in Table 3-3.

5.TIP SENSE input circuit. This circuit allows the TIP SENSE signal to go as low as -VCP

FILT and as high as VP. Section 4.14.2 provides configuration details.





4 Functional Description

This section provides a general description of the CS42L42 architecture and detailed functional descriptions of the various blocks that make up the CS42L42. Fig. 4-1 shows the flow of signals through the CS42L42 and gives links to detailed descriptions of the respective sections.




Figure 4-1. Overview of Signal Flow

The CS42L42 is an ultralow-power, 24-bit audio codec, with a single analog input ADC channel and a stereo DAC. The ADC is fed by fully differential or pseudodifferential analog input that support mic and line-level input signals. The DAC feeds a stereo pseudodifferential output amplifier. The converters operate at a low oversampling ratio, maximizing power savings while maintaining high performance.

The serial data interface ports operate either at standard audio-sample rates as timing slaves or in Hybrid-Master Mode as a bit-clock slave generating LRCK internally. An onboard fractional-N PLL can be used to generate the internal-core timing ($MCLK_{INT}$) if the SCLK source is not one of the following rates (where N = 2 or 4):

- N x 5.6448 or 6.1440 MHz
- USB rates (N x 6 MHz)

The CS42L42 significantly reduces overall power consumption, with a very low-voltage digital core and with low-voltage Class H amplifiers (powered from an integrated LDO regulator and a step-down/inverting charge pump, respectively). The CS42L42 comprises the following subblocks:

- Analog input. The analog input block, described in Section 4.1, allows selection from mono line-level or mic sources. The pseudodifferential line-input configuration provides noise rejection for single-ended analog CS42L42 inputs. Mic input supports fully differential sources and can operate with single-ended sources in a pseudodifferential configuration. Analog input requires no external DC-blocking capacitors.
- Digital mixer. The digital mixer, described in Section 4.2, facilitates the mixing and routing of the ADC and serial port audio data to the device analog. All paths have selectable attenuation before being mixed to allow relative volume control and to avoid clipping.
- Equalizer. A bypassable, three-band equalizer, described in Section 4.3, is available to process signals within the CS42L42. Each of the three fully programmable filter banks can be configured independently.

 Analog outputs. The analog output block, described in Section 4.4, includes separate pseudodifferential headphone Class H amplifiers. An on-chip step-down/inverting charge pump creates a positive and negative voltage equal to the input or to either one-half or one-third of the input supply for the amplifiers, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be ±VCP/3, ±VCP/2, ±VCP, or ±2.5 V.

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. The step-down architecture allows the amplifier's power supply to adapt to the required output signal. This adaptive power-supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

- Class H amplifier. The HP output amplifiers, described in Section 4.6, use a patented Cirrus Logic four-mode Class H technology that maintains high performance and maximizes operating efficiency of a typical Class AB amplifier.
- Clocking architecture. Described in Section 4.7, the clock for the device can be supplied internally from an
 integrated fractional-N PLL using ASP_SCLK/SWIRE_CLK as the source clock or the internal PLL can be bypassed
 and derived directly from the ASP_SCLK/SWIRE_CLK input pin.
- MIPI-compliant two-wire SoundWire interface. The CS42L42 integrates a SoundWire interface to transport audio and control data, which provides an alternative to the I²C/ASP interfaces. See Section 4.8.
- Serial ports. The CS42L42 has two serial data-port options: The TDM/I²S (ASP) port is a highly configurable serial port; the MIPI-compliant SoundWire serial port can be selected to communicate audio and voice data to and from other devices in the system, such as application processors and Bluetooth[®] transceivers. See Section 4.9.

The ASP can operate in TDM Mode, which includes full-duplex communication, defeatable SDOUT driver for sharing the TDM bus between multiple devices, flexible data structuring via control port registers, clock slave mode, and higher bandwidth, enabling more data to be transferred to and from the device.

- S/PDIF Tx Port. The S/PDIF output port, described in Section 4.10, is integrated to provide a pass-through of encoded (e.g., AC3) or PCM data from the serial audio ports to an external optical driver.
- Sample-rate converters (SRCs). SRCs, described in Section 4.11, are used to bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the ASP output channel, and both ASP input channels, the SoundWire output channel and both SoundWire input channels. SRCs can be bypassed. Note that the S/PDIF channels do not have SRCs in their paths.
- Headset interface. This interface is described in Section 4.12. It is a collection of low-power circuits that provide an intelligent interface to an external headset. It also communicates with an applications processor to relay command and status information. Headset-type detection is described in Section 4.13.
- The CS42L42 supports plug presence-detect capability via the two associated sense pins: TIP_SENSE and RING_ SENSE. The sense pins are debounced to filter out brief events before being reported to the corresponding presence detect bit and generating an interrupt if appropriate. Plug presence detection is described in Section 4.14.
- Power management. Several control registers provide independent power-down control of the analog and digital sections of the CS42L42, allowing operation in select applications with minimal power consumption. Power management considerations are described in Section 4.15.
- Control-port operation. The control port, described in Section 4.16, provides access to the registers for configuring the codec. The control port operation may be completely asynchronous with respect to the audio sample rates. To avoid potential interference problems, control-port data pins must remain static if no operation is required.
- Resets. Section 4.17 describes the reset options—power-on reset (POR), asserting RESET, and the SoundWire reset mechanism.
- Interrupts. The CS42L42 includes an open-drain interrupt output, INT. Interrupt mask registers control whether an
 event associated with an interrupt status/mask bit pair triggers the assertion of INT. A set of SoundWire interrupts is
 provided that is separate from the general interrupt implementation. See Section 4.18.

Note that the following terms are used interchangeably in this document:

- ASP RX, DAI0, and DAC input
- ASP DAI1 and SPDIF input
- ASP TX, DAO and ADC



4.1 Analog Input

The CS42L42 analog (line in/mic) input is fed to a high-dynamic range ADC path, shown in Fig. 4-2.





Figure 4-2. Analog-Input Signal Flow

The CS42L42 provides a mono, high-performance capture path, directly sourced from HSIN±. To optimize the path's dynamic range and power consumption, the ADC uses analog and DSP techniques to automatically adapt to input signal content. During normal operation, the high-performance ADC path channel selects either a high-input amplitude path or low-noise path. With this functionality, the path's dynamic range can be optimized without the power consumption of a single, high-amplitude, low-noise ADC path.

The ADC HSIN inputs supports fully differential, pseudodifferential, and single-ended configurations (see Fig. 4-3). Although the best performance is typically achieved with a fully differential signal input, the pseudodifferential configuration is recommended over a traditional single-ended input configuration when possible (see Fig. 4-2). This is due to cancelation of common-mode signals or noise that may appear on the signal.



4.1.1 ADC High-Pass Filter

The ADC path, shown in Fig. 4-2, includes a defeatable, first-order digital high-pass filter, enabled by setting ADC_HPF_EN (see p. 156). Clearing this bit may cause clipping of the ADC digital output. ADC_HPF_CF (see p. 156) is used to configure the corner frequency. Table 3-6 lists high-pass filter specifications.

4.1.2 ADC Wind-Noise Filter

The defeatable, bypassable, fourth-order digital high-pass filter is enabled by ADC_WNF_EN (see p. 156). Its configurable corner frequency is controlled by ADC_WNF_CF (see p. 156). Table 3-11 lists wind-noise filter specifications.

4.1.3 ADC Gain Control

In traditional ADC designs, selectable gain stages or fixed-gain preamps (PGAs) commonly precede the ADC inputs. Although these offer flexibility, they are a result of ADC input limitations. If a gain is selected too high, clipping may occur in the ADC on loud passages. If the gain is too low to avoid clipping, sounds may be too low and SNR may suffer.

The CS42L42 ADC path achieves very high dynamic range with a very low noise floor with minimal power. Using patent-pending circuitry that simplifies the ADC input-path configuration, the ADC fundamentally captures the entire sound signal. The resulting SNR is typically much higher than legacy systems, without potential clipping.

The CS42L42 incorporates digital-gain capability that allows the SNR to remain constant as compared to analog gain adjustments in legacy systems. Enabling ADC_DIG_BOOST (see p. 155) adds a +20-dB digital gain to the ADC output. Additionally, the ADC_VOL control (see p. 155) allows for volume control range from +12 to –96 dB, or mute.



4.1.4 Soft Ramping Control

If ADC_SOFTRAMP_EN (see p. 155) is set, changes to ADC digital volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps can vary from 1/Fs period to 72/Fs periods and is set via DSR_RATE (see p. 131).

4.2 Digital Mixer

The internal stereo digital mixer, shown in Fig. 4-4, can mix the ADC path output with Channel A and B from the serial port inputs. Each input can be attenuated via MIXER_CHx_VOLy. Outputs are available as a source for the DACs.




Figure 4-4. Digital Mixer Subblocks

Note: When mixing channels, to ensure that all paths are defined and known, select only active channels. Selecting a powered-down channel may cause undesirable behavior, such as clipping or high distortion.

4.2.1 Avoiding Mixer Clipping

Because digital mixers are essentially adders, when more than one input is fed into a mixer, a potential for overflow exists, depending on the bit-word length of the inputs and the mixer and the input value range used. For example, if two, full-range, signed, 4-bit channels yield a signed 4-bit result, whenever the sum of the two inputs falls outside the –8 to +7 range, the hypothetical result would overflow, causing undesired output signal distortion (i.e., wrapping).

All mixers have enough accumulator bits to avoid overflow. If any mixer's result exceeds the bit width of the signal data path, the result is forced to either the full-scale maximum or minimum value. This ensures that the signal is clipped rather than distorted (by the wrapping effect of truncating the accumulator result to fit the data path width). Attention is required to ensure that clipping does not occur within the digital mixer control. Of course, if the digital mixer control is fed a signal that was clipped elsewhere, its output retains that external clipping.

Table 4-1 lists the recommended maximum premixer volume level settings to avoiding mixer clipping.

Number of Active Channels into Mixer	Maximum Signal Strength Allowed per Input	Suggested Volume (dB) Setting per Input
1	1	0
2	1/2	6

Table 4-1. Recommended Premixer Attenuation to Avoid Clipping

For Table 4-1, it is assumed that all inputs are at full scale (no preattenuation) and that there is no relative volume adjustment between inputs. If one or more inputs is at less than full scale, less attenuation (a higher volume) can be set while avoiding mixer clipping. If there is to be a relative volume adjustment between inputs, less attenuation can be set for one or more inputs as long as any other inputs are sufficiently attenuated to avoid clipping (e.g., with three full-scale inputs, one input could be attenuated by 6 dB, as long as the other two are attenuated by 12 dB).

Note: As noted elsewhere, to avoid clipping, select only active channels when mixing channels.



4.2.2 Mixer Attenuation Values

The digital mixer contains programmable attenuation blocks that are configured as described in the MIXER_CHx_VOLy field descriptions in Section 7.15.1—Section 7.15.3. For all settings except 0 dB, attenuation on the mixer input includes an offset that increases as attenuation increases, as follows:

- For commonly used -6n dB (n = {1, 2, etc.}) attenuation settings, the offset rounds the attenuation exactly to the desired 1/2ⁿ factor (e.g., 20Log(1/2) = 6.021 dB, not 6.000 dB).
- For attenuation settings other than -6*n* dB, the always positive offset provides slightly more attenuation, giving enough margin to avoid mixer clipping.

4.3 Three-Band Equalizer

The mono equalizer connects as shown in Fig. 4-5. The equalizer input enters three fully programmable parametric filter banks that can be independently configured in any of the following: low-pass filter (LPF), high-pass filter (HPF), all-pass filter (APF), band-pass filter (BPF), notch filter (NF), peaking EQ (PEQ), low-shelving EQ (LSEQ), or high-shelving EQ (HSEQ).




Figure 4-5. Three-Band Equalizer

The three filter banks are cascaded, such that the Filter Bank 1 output is the input to Filter Bank 2, and so on. Therefore, the overall transfer function is the product of the three functions: $H_1(z) \cdot H_2(z) \cdot H_3(z)$, as shown in Fig. 4-5. Each bank is implemented as Direct Form II transposed, as shown in Fig. 4-6.




Figure 4-6. Direct Form II Transposed Filter Bank Architecture

Eq. 4-1 represents the filter bank architecture, where y[n] represents the output sample value and x[n] represents the input sample value.

 $y[n] = b_0x[n] + b_1x[n-1] + b_2x[n-2] + a_1y[n-1] + a_2y$

Equation 4-1. Filter Equation

Note: If the conventional difference equation is used to calculate coefficients, coefficients a1 and a2 must be inverted before writing them.



To avoid audible distortion when inputs to the equalizer are extremely large, the gain must be limited to 0 dB for each filter stage and all B coefficients must be between ±1.0.

As Table 4-2 shows, coefficients are represented in binary by 32-bit signed values stored in S1.30 two's complement format. The 2 MSBs represent the sign bit and whole-number portion of the decimal coefficient. The 30 LSBs represent the fractional portion of the coefficient. Coefficients must be in the range of -2.00000 to 1.9999999999 (0x8000 0000-0x7FFF FFFF).

Table 4-2. Equalizer Filter Formatting (Fs_{INT} = 48 kHz)

ſ	Precision of Coefficients	Order of Filter	Sample Rate	Coefficient Design Base	Length (in Bytes)
	S1.30	3 biquads	Fs _{INT}	Z^{-1} (For Z^{-1} , design the coefficients at the rate of the filter.)	60

Section 7.16 describes three-band equalizer registers. All coefficients are configured as pass-through at power-up.

Note: Filters are read and written by using EQ_COEF_OUT and EQ_COEF_IN (see p. 158). However, they must be accessed only as part of a full-filter access procedure; otherwise, the three-band filter may be corrupted and audio artifacts may occur.

Use Ex. 4-1 to write EQ filter coefficients.

Example 4-1. Writing the EQ Filter Coefficients

	ure EQ initialization is complete (EQ_	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Not	_DONE = 1)	Equalizer Initialization Status	0x01	
Note: polling EQ_INIT_DONE is valid only if EQ PDN = 0 (EQ is powered up.)		Reserved	0000 0000	
		EQ_INIT_DONE	1	EQ initialization complete.
	ar the equalizer start filter bit to allow	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
writing coefficients.		Equalizer Start Filter Control	0x00	
		Reserved	0000 000	_
		EQ_START_FILTER	0	Coefficients can be read or written
Disable the EQ bypass.		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		Serial Port SRC Control	0x00	
		Reserved	000	
		EQ_BYPASS	0	No bypass
		I2C_DRIVE_	0	Normal
			0	Normal
		SRC_BYPASS_DAC SRC_BYPASS_ADC	0	No bypass No bypass
Mart			•	
Mute	e the EQ input path.	REGISTER/BIT FIELDS Equalizer Input Mute Control	VALUE 0x01	DESCRIPTION
		Reserved	0000 0000	— Muta EO Channal innut
		EQ_MUTE	1	Mute EQ Channel input.
Set the EQ write enable bit.		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		Equalizer Filter Coefficient Read/Write	0x02	
		Reserved	0000 00	
		EQ_WRITE EQ_READ	1 0	Enable EQ write. Disable EQ read.
		—		
Write	e input coefficients. There are 15 52-t	pit coefficients and four 8-bit registers, so 60 r	egister writes a	are required.
The The The Biqu Biqu Biqu	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, sequence shown in Steps 6.1 through order of coefficients is as follows: iad 1, b0 iad 1, b1 iad 1, a1	0	0	
The The The Biqu Biqu Biqu	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, s sequence shown in Steps 6.1 through order of coefficients is as follows: iad 1, b0 iad 1, b1	a1, a2, b2	0	
The The The Biqu Biqu Biqu	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, sequence shown in Steps 6.1 through order of coefficients is as follows: ad 1, b0 ad 1, b1 ad 1, a1 uad 3, b2	a1, a2, b2 6.4 writes a single coefficient for a single biquad	d: This process	is repeated 15 times.
The The The Biqu Biqu Biqu 	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, sequence shown in Steps 6.1 through order of coefficients is as follows: ad 1, b0 ad 1, b1 ad 1, a1 uad 3, b2	REGISTER/BIT FIELDS Equalizer Filter Coefficient Input 0–3	d: This process	is repeated 15 times.
The The The Biqu Biqu Biqu 	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, i sequence shown in Steps 6.1 through order of coefficients is as follows: uad 1, b0 uad 1, b1 uad 3, b2 Write EQ_COEF_IN[7:0] (0x2401)	a1, a2, b2 6.4 writes a single coefficient for a single biquad	d: This process	is repeated 15 times.
The The The Biqu Biqu Biqu Biqu 6.1	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, i sequence shown in Steps 6.1 through order of coefficients is as follows: uad 1, b0 uad 1, b1 uad 3, b2 Write EQ_COEF_IN[7:0] (0x2401)	REGISTER/BIT FIELDS Equalizer Filter Coefficient Input 0–3 EQ_COEF_IN[7:0]	d: This process VALUE 0xXX	is repeated 15 times.
The The The Biqu Biqu Biqu Biqu 6.1	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, i sequence shown in Steps 6.1 through order of coefficients is as follows: iad 1, b0 iad 1, b1 iad 3, b2 Write EQ_COEF_IN[7:0] (0x2401) Write EQ_COEF_IN[15:8] (0x2402) Write EQ_COEF_IN[23:16]	REGISTER/BIT FIELDS Equalizer Filter Coefficient Input 0–3 Equalizer Filter Coefficient Input 0–3	d: This process VALUE 0xXX	is repeated 15 times. DESCRIPTION Coefficient write
The The The Biqu Biqu Biqu 6.1	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, i sequence shown in Steps 6.1 through order of coefficients is as follows: iad 1, b0 iad 1, b1 iad 3, b2 Write EQ_COEF_IN[7:0] (0x2401) Write EQ_COEF_IN[15:8] (0x2402)	REGISTER/BIT FIELDS Equalizer Filter Coefficient Input 0–3 EQ_COEF_IN[7:0] Equalizer Filter Coefficient Input 0–3 EQ_COEF_IN[15:8]	d: This process VALUE 0xXX 0xXX	is repeated 15 times. DESCRIPTION Coefficient write
The The The Biqu Biqu Biqu 6.1	biquad order is as follows: 1, 2, 3 coefficient order is as follows: b0, b1, i sequence shown in Steps 6.1 through order of coefficients is as follows: iad 1, b0 iad 1, b1 iad 3, b2 Write EQ_COEF_IN[7:0] (0x2401) Write EQ_COEF_IN[15:8] (0x2402) Write EQ_COEF_IN[23:16] (0x2403)	REGISTER/BIT FIELDS Equalizer Filter Coefficient Input 0–3 EQ_COEF_IN[7:0] Equalizer Filter Coefficient Input 0–3 EQ_COEF_IN[15:8] Equalizer Filter Coefficient Input 0–3	d: This process VALUE 0xXX 0xXX	is repeated 15 times. Description Coefficient write Coefficient write



Example 4-1. Writing the EQ Filter Coefficients (Cont.)

Ster	p Task			
7	Clear the EQ write enable bit.	Equalizer Filter Coefficient Read/Write	0x00	
		Reserved EQ_WRITE EQ_READ	0000 00 0 0	 Disable EQ write. Disable EQ read.
8	Set the EQ filter start bit.	Equalizer Start Filter Control	0x01	
		Reserved EQ_START_FILTER	0000 000 1	
9	Unmute the EQ input path.	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		Equalizer Input Mute Control	0x00	
		Reserved EQ_MUTE	0000 000 0	 Unmute EQ Channel input.

Use Ex. 4-2 to read EQ filter coefficients. Read the coefficients only as soon as they are written (e.g., before setting EQ_START_FILTER in Step 8 in Ex. 4-1).

Notes: If EQ_START_FILTER is cleared after reading the coefficients, the b0 coefficients are set to +1.0 and the remaining coefficients are cleared. Setting the EQ_START_FILTER back to 1 does not restore the coefficients. A complete rewrite must be performed.

Writing EQ_COEF_IN[31:24] stretches the clock unless (EQ_PDN==0 && (EQ_READ==1 XOR EQ_WRITE==1))

Reading EQ_COEF_OUT[7:0] stretches the clock unless (EQ_PDN==0 && (EQ_READ==1 XOR EQ_WRITE==1))

If SoundWire is used to read the EQ coefficients, indirect access is preferred. See Section 4.8.12.

Example 4-2. Reading the EQ Filter Coefficients

1	Set the EQ read enable bit.	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		Equalizer Filter Coefficient Read/Write	0x01	
		Reserved EQ_WRITE EQ_READ	0000 00 0 1	— Disable EQ write Enable EQ read
2	Read output coefficients	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	2.1 Read EQ_COEF_OUT[7:0] (0x2407, see note above)	Equalizer Filter Coefficient Output 0–3	0xXX	
		EQ_COEF_OUT[7:0]		Coefficient read from EQ
	2.2 Read EQ_COEF_OUT[15:8]	Equalizer Filter Coefficient Output 0–3	0xXX	
	(0x2408)	EQ_COEF_OUT[15:8]		Coefficient read from EQ
		Equalizer Filter Coefficient Output 0–3	0xXX	
	(0x2409)	EQ_COEF_OUT[23:16]		Coefficient read from EQ
	2.4 Read EQ_COEF_OUT[31:24]	Equalizer Filter Coefficient Output 0–3	0xXX	
	(0x240A) ⁻	EQ_COEF_OUT[31:24]		Coefficient read from EQ
3	Clear the EQ read enable bit.	Equalizer Filter Coefficient Read/Write	0x00	
		Reserved EQ_WRITE EQ_READ	0000 00 0 0	 Disable EQ write. Disable EQ read.



4.4 Analog Output

This section describes the headphone (HP) outputs. The CS42L42 provides an analog output that is fed from the mixer. Fig. 4-7 shows the general flow of the analog outputs.




Figure 4-7. Analog-Output Signal Flow

The output path is sourced directly from the mixer output. The playback path uses advanced analog and digital signal-processing techniques to adapt to the input signal content and enhance dynamic range and power consumption of the playback path. The HP output must be muted before changing the state of FULL_SCALE_VOL (see p. 157), which sets the maximum HPOUT output voltage. See Table 3-13. HP outputs are muted by ANA_MUTE_B and ANA_MUTE_A (see p. 157).

Fig. 4-8 shows analog output flow details. Power to DACs is controlled by the related output drivers' PDN bits.





Fig. 4-9 is an op-amp-level schematic for the analog output flow.



4.4.1 Pseudodifferential Outputs

The analog output amplifiers use a pseudodifferential output topology that allows the amplifier to monitor the ground potential at the load through the reference pins (HSx_REF, RING_SENSE). Minimize the impedance from the CS42L42 reference pin to the load ground (typically the connector ground). Impedance in this path affects analog output attenuation as well as the common-mode rejection of the output amplifier, which affects output offset and step deviation.



4.4.2 Using External Output Switches

The CS42L42 can work with external switches for the headphone outputs along with mic inputs. Fig. 4-10 shows a simplified, closed-loop example of supporting two separate headsets, including headphone and mic support. For simplicity, tip sense and ring sense connectivity is not shown.




Figure 4-10. Closed-Loop External Output Switches

Fig. 4-10 shows HPSENSA and HPSENSB, pins not typically seen in the HP output. They allow the feedback point of the HP output to include the switch impedance. This closed-loop method improves output performance, although the following considerations must be adhered to when incorporating external switches:

- The combined switch ON-resistance (R_{ON}) and PCB trace resistance must be less than 1 Ω . Although any added resistance in the signal path decreases output voltage swing, keeping the total resistance below 1 Ω minimizes the voltage loss along with reducing the effect on DC offsets. For example, for a 30- Ω load, the full-scale output voltage swing is reduced by the extent of the switches' ON-resistance.
- The switch ON-resistance flatness (R_{ON} flatness) must be less than 0.02 Ω over the common-mode voltage swing of these switches. for SW6 and SW8 and less than 0.075 Ω over the common-mode voltage swing of SW2 and SW4. Failure to meet this requirements degrades THD performance.

Note that not just the value of the switches' R_{ON} flatness, but also its shape has a considerable effect on THD performance. It is recommended that the shape be as linear as possible over the common-mode voltage swing appearing at each switch. Shapes such as "W", "N", and "M" significantly affect THD, even if their R_{ON} flatness meets the values defined here.

 The total capacitance placed on the HPOUTx pins is limited to 1 or 10 nF, depending on the HPOUT_LOAD setting (see p. 156). The combined switch capacitance (C_{ON} + C_{OFF}), PCB stray capacitance, and any headphone connector/cable/load capacitance must be within these limits, otherwise stability is reduced and THD is degraded. Because the amplifier feedback path includes the switches, HP_PDN must be set if the switches are open.



4.4.3 Using Open-Loop Configuration for Multiple HPs and Mics

The open-loop configuration shown in Fig. 4-11 offers another way to support multiple headphones and microphones.




Figure 4-11. Open-Loop Configuration

This approach requires half the number of switches, saving PCB space and cost, addressing routing concerns, and decreasing the total capacitance. The drawback is that the feedback points do not account for switch characteristics, which leads to significantly degraded THD performance and an increased reduction in voltage appearing at the headphone connector. Due to these factors, this open-loop approach is not recommended for general use.

The closed-loop approach feedback point is taken at the connector. This forces the HP output amplifier to correct for switch characteristics even though the maximum output voltage swing is the same for both configurations. Additionally, the HSx_ REF connection point is also at the connector in the closed-loop configuration, which improves HP performance over the open-loop method. Together, the closed-loop configuration results in the best performance if switches must be used.

4.4.4 Output Load Detection

The CS42L42 can distinguish between the following output loads:

- R_L = 15, 30, or 3 k Ω
- $C_L < \sim 2 \text{ nF}$ (low capacitance); $C_L > \sim 2 \text{ nF}$ (high capacitance)

Note: Channels A and B must have matching loads, although load detection is performed using Channel A.

Before output load detection is initiated, the following steps must be performed:

- 1. HS-type information must be determined to run a headset load-detection sequence, as described in Section 4.13.
- 2. Power down the ADC and HP blocks: ADC_PDN = 1, HP_PDN = 1 (see p. 132).
- 3. Mute the analog outputs: ANA_MUTE_B = ANA_MUTE_A = 1 (see p. 157).
- Disable the DAC high-pass filter: DAC_HPF_EN = 0 (see p. 156).
 Note: Restore the previous setup after detection completes.



- 5. Set LATCH_TO_VP (see p. 152).
- 6. Set HSBIAS_CTRL to 00 (Hi-Z Mode; see p. 152).
- 7. Set ADPTPWR = 100 (see p. 157).
- 8. Set the analog soft-ramp rate (ASR_RATE = 0111; see p. 131).
- 9. Set the digital soft-ramp rate (DSR_RATE = 0001; see p. 131).
- 10. After load detection completes, ASR_RATE, DSR_RATE, ADPTPWR, and DAC_HPF_EN must be restored to their previous values. See Section 4.6 for details.

See the detailed detection instruction sequence in Ex. 5-5 for details.

After an HP-detect event, if HP_LD_EN is set (see p. 150), the CS42L42 proceeds to detect the resistance and capacitance of the output load. A 24-kHz tone is output on HPOUTA, and HS3 or HS4 (depending on China headset detect results) is measured using an internal resistor bank as a reference.

RLA_STAT (see p. 150) reports resistance-detection results for Channel A as follows:

- 00: 15 Ω
- 01: 30 Ω
- 10: 3 kΩ
- 11: Reserved

If the typical output resistance of less than ~300 Ω is indicated, a low-capacitance load is assumed. If the resistance is greater than 300 Ω , capacitance detection proceeds. After the detection sequence completes, HPLOAD_DET_DONE (see p. 150) is set. The results of capacitor detection is reported in CLA_STAT (see p. 150). This result can be used to program the value in HPOUT_LOAD(see p. 156), which determines the compensation of the headphone amplifier.

Notes:

- The HP path must be powered down before updating the HPOUT_LOAD setting and repowered afterwards.
- Low capacitance results were determined with $C_L = 1 \text{ nF}$; high capacitance results were determined with $C_L = 10 \text{ nF}$.

4.4.5 Slow Start Control

Mixer, DAC, and HP soft ramping is enabled through SLOW_START_EN (p. 131). If SLOW_START_EN = 111, changes to DAC/HP volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps, which can vary from 1/Fs to 72/Fs periods, is set via DSR_RATE and ASR_RATE (see p. 131).

If ramping is disabled, changes occur immediately with the clock edge.

4.5 System Headphone Parasitic Resistances

Parasitic resistances limit the measurements on several specs, including the following:

- Headphone-to-analog input isolation
- Headphone interchannel isolation
- Headphone mute attenuation
- Headphone DC offset



Fig. 4-12 shows the headphone-to-analog input electrical path.




Figure 4-12. Headphone-to-ADC Electrical Path

Based on Fig. 4-12, the formula in Eq. 4-2 measures headphone-to-analog isolation.

Isolation =
$$20 \cdot \log \left(\frac{2}{R_L} \cdot R_{T2}\right)$$

Equation 4-2. Headphone-to-Analog Isolation Equation

Eq. 4-2 gives an isolation of +69.03 dB, given the following:

- R_L = 30 Ω
- R_{T2} = 0.0053 Ω
- R_{COM2} = 0.1 Ω
- R_{BIAS} = 2.21 kΩ
- R_{MIC} = 2.21 kΩ

Fig. 4-13 shows the headphone electrical path.




Figure 4-13. Headphone Electrical Path



Based on Fig. 4-13, the formula Eq. 4-3 can be used to measure the headphone interchannel isolation, and formula Eq. 4-4 can be used to measure the actual mute attenuation based on a measured mute attenuation.

$$\label{eq:linearized_linear} \text{Interchannel Isolation} = -20 \cdot \text{log} \left| \frac{\text{R}_{\text{COM1}} + \text{R}_{\text{T1}}}{2 \cdot (\text{R}_{1} + \text{R}_{2})} - \frac{\text{R}_{\text{COM2}}}{\text{R}_{L}} \right|$$

Equation 4-3. Headphone Interchannel Isolation (ICI) Equation

Eq. 4-3 yields a headphone interchannel isolation of +83.5 dB when the following assumptions are made:

- R_L = 30 Ω
- R₁ = R2 = 12 kΩ
- R_{T1} = 0.002 Ω
- R_{COM1} = 0.001 Ω
- R_{COM2} = 0.002 Ω'

Eq. 4-4 can be used to measure the mute attenuation:

Mute Attenuation =
$$20 \cdot \log \left(10^{\left(\frac{(MA_{M}+6)}{20}\right)} - \frac{R_{T1}}{12000} \right) - 6$$

Equation 4-4. Headphone Mute Attenuation Equation

Eq. 4-4 yields an actual mute attenuation of -87.77 dB assuming the following:

- R_{T1} = 0.4 Ω
- MA_M (Mute attenuation measured) = -84.8 dB

Because large values of R_{T1} cause increased DC offset (see Fig. 4-13), it is recommended to keep RT1 less than 1 Ω .

4.6 Class H Amplifier

Fig. 4-14 shows the Class H operation.




Figure 4-14. Class H Operation

The CS42L42 HP output amplifiers use a Cirrus Logic four-mode Class H technology, which maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage being amplified. This conserves energy during low-power passages and when the program material is played back at low volume.

The internal charge pump, which creates the rail voltages for the HP amplifiers, is the central component of the four-mode Class H technology. The charge pump receives its input voltage from the voltage present on either the VCP or VP pin. From this voltage, the charge pump generates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply four sets of differential rail voltages: ±2.5, ±VCP, ±VCP/2, and ±VCP/3.



Table 4-3 shows the nominal signal- and volume-level ranges if the amplifier is set to the adapt-to-signal mode explained in Section 4.6.1. In addition to adapting to the input signal, the Class H control is capable of monitoring the internal headphone amplifier supply to allow more efficient, load-dependent, automatic Smart Class H Mode selection. In fixed modes, if the signal level exceeds the maximum value of the indicated range, clipping can occur.

	Load	Mode	Class-H Supply Voltage	Signal-Level Range 1,2,3,4
Resistance	Capacitance	Wode	Class-H Supply Voltage	Signal-Level Range 1,2,0,4
15 Ω	1 nF	0	±2.5 V	≥ –8 dB
		1	± VCP	–9 to –14 dB
		2	± VCP/2	–15 to –20 dB
		3	± VCP/3	≤ –21 dB
	10 nF	0	±2.5 V	≥ –9 dB
		1	± VCP	-10 to -14 dB
		2	± VCP/2	–15 to –19 dB
		3	± VCP/3	≤ –20 dB
30 Ω	1 or 10 nF	0	±2.5 V	≥ –4 dB
		1	± VCP	–5 to –11 dB
		2	± VCP/2	-12 to -16 dB
		3	± VCP/3	≤ –17 dB
3 kΩ	1 or 10 nF	0	±2.5 V	≥ –1 dB
		1	± VCP	–2 to –8 dB
		2	± VCP/2	–9 to –13 dB
		3	± VCP/3	≤ –14 dB

Table 4-3. Class H Supply Modes

1. In Adapt-to-Signal Mode, volume level ranges are approximations but are within -0.5 dB from the values shown.

2. Relative to digital full scale with FULL_SCALE_VOL set to 0 dB.

3. In fixed modes, clipping occurs if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.

4. To optimize efficiency, smart Class H thresholds automatically vary based on load conditions.

4.6.1 Power Control Options

This section describes the supported types of operation: standard Class AB and adapt to signal. The set of rail voltages supplied to the amplifier output stages depends on the ADPTPWR setting, as described in Section 7.14.1.

4.6.1.1 Standard Class AB Operation (ADPTPWR = 001, 010, 011, or 100)

If ADPTPWR is set to 001, 010, 011, or 100, the rail voltages supplied to the amplifiers are held to ± 2.5 , $\pm VCP$, $\pm VCP/2$, or $\pm VCP/3$, respectively. For these settings, the rail voltages supplied to the output stages are held constant, regardless of the signal level. In these settings, the CS42L42 amplifiers operate in a traditional Class AB configuration.

4.6.1.2 Adapt-to-Output Signal (ADPTPWR = 111)

If ADPTPWR = 111, the rail voltage sent to the amplifiers is based only on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If clipping can occur, the control logic instructs the charge pump to provide the next higher set of rail voltages.
- If clipping could not occur, the control logic instructs the charge pump to provide the lower set of rail voltages, eliminating the need to advise the CS42L42 of volume settings external to the device.



4.6.2 **Power-Supply Transitions**

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP_FILT pin (the transition time is approximately 20 µs).

Fig. 4-15 shows Class H supply switching. During this transition, a high dV/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.




Figure 4-15. VCP_FILT Transitions—Headphone Output

When the charge pump transitions from the higher to the lower set of rail voltages, there is a 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. Fig. 4-16 shows this transitional behavior.






Figure 4-16. VCP_FILT Hysteresis—Headphone Output

4.6.3 Efficiency


As discussed in previous sections, amplifiers internal to the CS42L42 operate from one of four sets of rail voltages, based on the needs of the signal being amplified. Fig. 4-17 and Fig. 4-18 show power curves for all modes of operation and provides details regarding the power supplied to 15- and $30-\Omega$ stereo loads versus the power drawn from the supply for each Class H mode.


If rail voltages are set to ± 2.5 V, the amplifiers operate in their least efficient mode for low-level signals. If they are held at \pm VCP, \pm VCP/2, or \pm VCP/3, amplifiers operate more efficiently, but are clipped if required to amplify a full-scale signal.

The adapt-to-signal trace shows the benefit of four-mode Class H operation. At lower output levels, amplifier output is represented by the \pm VCP/3 or \pm VCP/2 curve, depending on the signal level. At higher output levels, amplifier output is represented by the \pm VCP or \pm 2.5-V curve. The duration for which the amplifiers operate within any of the four curves (\pm VCP/3, \pm VCP/2, \pm VCP, or \pm 2.5-V depends on both the content and the output level of the material being amplified. The highest efficiency operation results from maintaining an output level that is close to, without exceeding, the clip threshold of the particular supply curve.

Note that the Adapt-to-Signal Mode trace in Fig. 4-17 shows that it never transitions to Mode 0, because FULL_SCALE_VOL = 1 (-6 dB) due to a $15-\Omega$ stereo load.











4.6.4 HP Current Limiter

The CS42L42 features built-in current-limit protection for the HP output. Table 3-16 lists the current limit threshold during the short-circuit conditions shown in Fig. 4-19. For HP amplifiers, current is from the internal charge-pump output, and, as such, applies the current from VCP or VP, depending on the mode.





Figure 4-19. HP Short-Circuit Setup

4.7 Clocking Architecture

The CS42L42 offers several ways to support control, ASP operation, data conversion, and signal processing. Internal clocks are generated either from SCLK (ASP_SCLK/SWIRE_CLK) or from the integrated fractional-N PLL; see Fig. 4-20. Depending on the MCLK_SRC_SEL setting (see Fig. 4-21), MCLK_{INT} is provided by one of the following methods:

- Externally sourced directly from the ASP_SCLK/SWIRE_CLK input pin
- Internally generated from an integrated fractional-N PLL with ASP_SCLK/SWIRE_CLK as a reference clock







4.7.1 Start-Up Clocking Using the RC Oscillator (RCO)

At power on, an integrated low-power RCO, shown in Fig. 4-20, functions as the default clock for the digital core of the CS42L42, during which time SCLK is unavailable. A reset event always returns it to running off of the RCO. If SCLK is unavailable, RCO clocking must be used only for I²C functionality.

RCO is multiplexed with MCLK_{INT} and fed to the I²C slave control port. The SCLK must become active and the RCO must be disabled before data conversion.

Note the following:

- OSC_SW_SEL_STAT (see p. 135) indicates the status of the clock switching (in transition, RCO, or SCLK/PLL). With the existing encoding, only one bit can physically change at a time, and the bit changing is always synchronous to the clock that is currently selected.
- OSC_PDNB_STAT (see p. 135) indicates the RCO power-down status.
- SCLK_PRESENT is used to determine the internal MCLK source. See Section 7.4.6 for details.

The clock-switch state machine uses the transition of SCLK_PRESENT to both initiate switches between the selected internal MCLK between the SCLK pin (SCLK_PRESENT = 1) or the internal RCO (SCLK_PRESENT = 0) and to send the I²C stop condition that each switching event requires. During switching, a delay of at least 150 μ S is needed before additional successful I²C communication can begin to use the new clocking source.

Notes:

- Muting the system is recommended when a new clock source is chosen.
- For normal operation, SCLK—not RCO—must be used (SCLK_PRESENT = 1) for running the ASP data path.

4.7.1.1 Switching from RCO

With SCLK running, an SCLK_PRESENT 0-to-1 transition starts a switch from the RCO to the selected SCLK or PLL. This switch is superseded by any outstanding I²C transactions. After the I²C stop condition is sent, the transition begins, taking 150 μ s to complete, during which time the system requires that no new I²C transactions be initiated. The next I²C transaction can begin after this 150- μ s delay.

4.7.1.2 Switching to RCO

To stop SCLK, the system must revert to RCO clocking to ensure that I²C communications function properly. To power the RCO back up, SCLK_PRESENT must be cleared before stopping SCLK. A 1-to-0 SCLK_PRESENT transition generates a glitch-free mux switch timing from SCLK to RCO. SCLK must remain running during the transition and new I²C transactions must not be initiated for at least 150 µs after an I²C stop is received. The next I²C transaction cannot begin until after this 150 µs delay.

Failure to account for this 150 μ s delay could cause I²C communications to fail.

4.7.2 MCLK_{INT} Sources

The MCLK_{INT} source is supplied directly from ASP_SCLK/SWIRE_CLK input pin or from the fractional-N PLL. MCLKDIV must be set according to the MCLK_{INT} frequency, which must be set to either the 12-MHz region (11.2896–12.288 MHz) or the 24-MHz region (22.5792–24.576 MHz). Table 4-6 shows several examples. Table 4-4 lists further restrictions.

MCLK _{INT} Source	MCLK_SRC_SEL (see p. 138)	MCLKDIV (see p. 138)	Nominal ASP_SCLK/SWIRE_CLK Pin Frequency
ASP_SCLK/	0	0	12 MHz
SWIRE_CLK		1	24 MHz
Fractional-N PLL	1	0	12 MHz
		1	24 MHz

Table 4-4.	MCLKINT	Source	Restrictions
------------	---------	--------	--------------

MCLK_{INT} is switched through internal glitchless clock muxing. Doing so during operation may cause audible artifacts, but does not put the device into an unrecoverable state. Therefore, it is recommended to mute the system for at least 150 µs.



If MCLK_{INT} is sourced from the PLL, on-the-fly frequency changes to the source may cause the PLL to go out of phase lock with the clock source. To reduce the risk of audible artifacts, it is recommended to mute the system first. Any necessary configuration changes based on the new clock source frequency must occur before unmuting the system.




Figure 4-21. MCLK INT Source Switching

For proper internal Fs clocking, the INTERNAL_FS and MCLKDIV bits must be configured, as shown in Table 4-4.

MCLK _{INT} (MHz)	MCLKDIV (see p. 138)	INTERNAL_FS (see p. 131)	Resulting Fs _{INT} (kHz)
11.2896	0	1	44.1
12	0	0	48
12.288	0	1	48
22.5792	1	1	44.1
24	1	0	48
24.576	1	1	48

Table 4-5. Determining FsINT

Note: The control-port/advanced peripheral bus (APB) frequency is equal to the MCLK_{INT} frequency.

4.7.3 Fractional-N PLL

The CS42L42 has an integrated fractional-N PLL to support the clocking requirements of the internal analog circuits and converters. This PLL can be enabled or bypassed to suit system-clocking needs. The input reference clock for the PLL is the ASP_SCLK/SWIRE_CLK input pin. The reference clock frequency must be between 2.8224 and 25 MHz.

The PLL can be configured for a wide range of combinations of SCLK and MCLK_{INT}. PLL_REF_INV (see p. 141) can be used to invert the PLL reference clock. Table 4-6 lists common settings.

SCLK	MCLK_SRC_SEL	SCLK_PREDIV	PLL_DIV_INT		PLL_MODE	PLL_DIVOUT	MCLKINT	PLL_CAL_RATIO	n [4]
(MHz)	(see p. 138) ¹	(see <mark>p</mark> . 141) ²	(see p. 149)	(see p. 149) ²	(see p. 149)	(see p. 149) ³	(MHz)	(see p. 149)	11 1-1
1.024	1	00	0xAC	0x44 0000	01	0x10	11.2896	118	3
	1	00	0xBB	0x80 0000	11	0x10	12	125	3
	1	00	0xC0	0x00 0000	11	0x10	12.288	128	3
1.536	1	00	0x72	0xD8 0000	01	0x10	11.2896	118	2
	1	00	0x7D	0x00 0000	11	0x10	12	125	2
	1	00	0x80	0x00 0000	11	0x10	12.288	128	2
	1	00	0x7D	0x00 0000	11	0x08	24	125	4
	1	00	0x80	0x00 0000	11	0x08	24.576	128	4
2.048	1	00	0x56	0x22 0000	01	0x10	11.2896	88	2
	1	00	0x5D	0xC0 0000	11	0x10	12	94	2
	1	00	0x60	0x00 0000	11	0x10	12.288	96	2
2.8224	1	00	0x40	0x00 0000	11	0x10	11.2896	128	1
	1	00	0x40	0x00 0000	11	0x08	22.5792	128	2
3	1	00	0x3C	0x36 1134	11	0x10	11.2896	120	1
	1	00	0x40	0x00 0000	11	0x10	12	128	1
	1	00	0x40	0x00 0000	01	0x10	12.288	131	1
	1	00	0x40	0x00 0000	11	0x08	24	128	2
	1	00	0x40	0x00 0000	01	0x08	24.576	131	2
3.072	1	00	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	00	0x3E	0x80 0000	11	0x10	12	125	1
	1	00	0x40	0x00 0000	11	0x10	12.288	128	1
	1	00	0x3E	0x80 0000	11	0x08	24	125	2
	1	00	0x40	0x00 0000	11	0x08	24.576	128	2

Table 4-6. Common PLL Setting Examples



		SCLK_PREDIV	PLL_DIV_INT	PLL_DIV_FRAC	PLL_MODE	PLL_DIVOUT		PLL_CAL_RATIO	n [4]
(MHz)	(see <mark>p. 138</mark>) ¹	(see <mark>p. 141</mark>) ²	(see p. 149)	(see p. 149) ²		(see p. 149) ³	(MHz)	(see p. 149)	
4.00	1	00	0x2D	0x28 8CE7	11	0x10	11.2896	90	1
_	1	00	0x30	0x00 0000	11	0x10	12	96	1
	1	00	0x30	0x00 0000	01	0x10	12.288	98	1
4.096	1	00	0x2B	0x11 0000	01	0x10	11.2896		1
	1	00	0x2E	0xE0 0000	11	0x10	12	88 94 96 128 120 128 131 128 131 128 131 128 131 128 125 128 125 128 150 80 82 150 107 109 128 120 131 128 131	1
	1	00	0x30	0x00 0000	11	0x10	12.288		1
5.6448	1	01	0x40	0x00 0000	11	0x10	11.2896	-	1
-	1	01	0x40	0x00 0000	11	0x08	22.5792		2
6	1	01	0x3C	0x36 1134	11	0x10	11.2896		1
_	1	01	0x40	0x00 0000	11	0x10	12		1
_	1	01	0x40	0x00 0000	01	0x10	12.288		1
-	1	01	0x40	0x00 0000	11	0x08	24		2
	1	01	0x40	0x00 0000	01	0x08	24.576		2
6.144	1	01	0x39	0x6C 0000	01	0x10	11.2896	-	1
	1	01	0x3E	0x80 0000	11	0x10	12	-	1
	1	01	0x40	0x00 0000	11	0x10	12.288		1
_	1	01	0x3E	0x80 0000	11	0x08	24		2
	1	01	0x40	0x00 0000	11	0x08	24.576		2
9.6	1	10	0x49	0x80 0000	01	0x10	11.2896		1
	1	10	0x50	0x00 0000	11	0x10	12		2
_	1	10	0x50	0x00 0000	01	0x10	12.288		2
_	1	10	0x49	0x80 0000	01	0x08	22.5792		2
	1	10	0x50	0x00 0000	11	0x08	24	-	3
	1	10	0x50	0x00 0000	01	0x08	24.576	109	3
11.2896	0	—		—	—	—	11.2896	—	—
	1	10	0x40	0x00 0000	11	0x08	22.5792	-	2
12	1	10	0x3C	0x36 1134	11	0x10	11.2896	120	1
_	0			—	—	—	12.0000	—	—
	1	10	0x40	0x00 0000	01	0x10	12.288	-	1
	1	10	0x40	0x00 0000	11	0x08	24		2
	1	10	0x40	0x00 0000	01	0x08	24.576		2
12.2880	1	10	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	10	0x3E	0x80 0000	11	0x10	12	125	1
	0	—	_	—	—	—	12.2880	—	—
	1	10	0x3E	0x80 0000	11	0x08	24	125	2
	1	10	0x40	0x00 0000	11	0x08	24.576	128	2
13	1	10	0x39	0xAB 52B5	01	0x11	11.2896	111	1
	1	10	0x3B	0x13 B13B	11	0x10	12	118	1
	1	10	0x3B	0x13 B13B	01	0x10	12.288	121	1
19.2	1	11	0x49	0x80 0000	01	0x10	11.2896	150	1
	1	11	0x50	0x00 0000	11	0x10	12	80	2
	1	11	0x50	0x00 0000	01	0x10	12.288	82	2
_	1	11	0x49	0x80 0000	01	0x08	22.5792	150	2
	1	11	0x50	0x00 0000	11	0x08	24	107	3
	1	11	0x50	0x00 0000	01	0x08	24.576	109	3
22.5792	1	11	0x40	0x00 0000	11	0x10	11.2896	128	1
	0	—	_	—	—	—	22.5792	—	—
24	1	11	0x3C	0x36 1134	11	0x10	11.2896	120	1
Ē	1	11	0x40	0x00 0000	11	0x10	12	128	1
	1	11	0x40	0x00 0000	01	0x10	12.288	131	1
	0	—		—	—	—	24	—	-
-	1	11	0x40	0x00 0000	01	0x08	24.576	131	2
24.576	1	11	0x39	0x6C 0000	01	0x10	11.2896	118	1
F	1	11	0x3E	0x80 0000	11	0x10	12	125	1
-	1	11	0x40	0x00 0000	11	0x10	12.288	128	1
	1	11	0x3E	0x80 0000	11	0x08	24	125	2
-									

Table 4-6. Common PLL Setting Examples (Cont.)



	SCLK MCLK_SRC_SEL SCLK_PREDIV PLL_DIV_INT PLL_DIV_FRAC PLL_MODE PLL_DIVOUT MCLK _{INT} PLL_CAL_RATIO [n [4]]											
SCLK (MHz)	MCLK_SRC_SEL (see p. 138) ¹	SCLK_PREDIV (see p. 141) ²	PLL_DIV_INT (see p. 149)	PLL_DIV_FRAC (see p. 149) ²	PLL_MODE (see p. 149)	PLL_DIVOUT (see p. 149) ³	MCLK _{INT} (MHz)	PLL_CAL_RATIO (see p. 149)	n [4]			
26	1	11	0x39	0xAB 52B5	01	0x11	11.2896	111	1			
	1	11	0x3B	0x13 B13B	11	0x10	12	118	1			
	1	11	0x3B	0x13 B13B	01	0x10	12.288	121	1			

Table 4-6. Common PLL Setting Examples (Cont.)

1. If MCLK SRC SEL = 0, the PLL is bypassed and can be powered down by clearing PLL START (see p. 148).

2. Refer to the register description for the decode.

3. The text following this table explains the use of PLL_DIVOUT, shown by the example configurations in Section 4.7.3.1 and Section 4.7.3.2.

4. The variable *n* represents the divide ratio. See Eq. $\overline{4-6}$.

Powering up the PLL can be accomplished in several configurations. Table 4-6 shows example configurations; the sequences in Section 4.7.3.1 and Section 4.7.3.2 can be used as models.

MCLK_{INT} combinations not shown in Table 4-6 can be determined by Eq. 4-5:

Equation 4-5. Configuring SCLK, MCLK_{INT} Configurations

 $MCLK_{INT} = \frac{SCLK}{SCLK_{PREDIV}} \times \frac{(PLL DIV INT + PLL DIV FRAC)}{(500/512 \text{ or } 1029/1024 \text{ or } 1)} \times \frac{1}{PLL_{DIVOUT}}$

The internal PLL output must be between ~150 and ~300 MHz. The PLL_DIVOUT value must be an even integer. To maximize flexibility in sample-rate choice, $MCLK_{INT}$ must be nominally 12 or 24 MHz.

PLL_CAL_RATIO determines the operating point for the internal VCO. For most configurations, the default value gives proper performance. However, to keep the VCO within range, some scenarios require PLL_CAL_RATIO to be set during the PLL power-up sequence (see Section 4.7.3). Use Eq. 4-6 to calculate the proper VCO setting at PLL start-up:

Equation 4-6. Calculating the PLL_CAL_RATIO

PLL_CAL_RATIO = <u>
MCLKINT x 32 x SCLK_PREDIV</u> <u>
n x SCLK</u>

The value of n in Eq. 4-6 is determined by the following:

- If the result is less than or equal to 151, by default, *n* equals 1.
- If the result is less than 151, use the result to determine the PLL_CAL_RATIO setting.
- If the result is greater than 151, select another divide factor of *n* configurations for SCLK (where *n* = 2,3, …). The result must be between 50 and 151 (see the power-up sequence in Section 4.7.3.2). Use the same *n* value to multiply PLL_DIVOUT during the power-up sequence; see Step 2 in Section 4.7.3.1. The functional value must be restored (Step 8). The same is shown in both standard examples.

4.7.3.1 PLL Power-Up Sequence (Example: SCLK = 4.096 MHz and MCLKINT = 12.288 MHz)

In this example, SCLK = 4.096 MHz and MCLKINT = 12.288 MHz.

- 1. Set SCLK_PREDIV to Divide-by-1 Mode (0x00).
- Set PLL_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of n = 1, because the PLL_CAL_RATIO generated by Eq. 4-6 equals 96. See that the PLL_DIVOUT entry for this configuration in Table 4-6 used a Divide-by-16 Mode (0x10).
- 3. Clear the three fractional factor registers, PLL_DIV_FRAC (see Section 7.7.2).
- 4. Set the integer factor, PLL_DIV_INT to 48 (0x30).
- 5. Set the PLL Mode multipliers, PLL_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL_CAL_RATIO to 96 (0x60, see Section 7.7.5).
- 7. Turn on the PLL by setting PLL_START (see p. 148).
- As part of a standard sequence, after at least 800 μs, the PLL_DIVOUT value would need to restored to 16 (0x10), which is unnecessary here because that value did not change.



4.7.3.2 PLL Power-Up Sequence (Example: SCLK = 12 MHz and MCLKINT = 24 MHz)

In this example, SCLK = 12 MHz and MCLK_{INT} = 24 MHz.

- 1. Set SCLK_PREDIV to Divide-by-4 Mode (0x02).
- Set PLL_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of n = 2, because the PLL_CAL_RATIO generated by Eq. 4-6 was greater than 151. See that the PLL_DIVOUT entry for this configuration in Table 4-6 used a Divide-by-8 Mode (0x08).
- 3. Clear the three fractional factor registers, PLL_DIV_FRAC.
- 4. Set the integer factor, PLL_DIV_INT to 64 (0x40).
- 5. Set the PLL mode multipliers, PLL_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL_CAL_RATIO to 128 (0x80).
- 7. Turn on the PLL by setting PLL_START.
- 8. After at least 800 μ s, the PLL_DIVOUT value must be restored from 16 to 8 (0x08).

4.7.3.3 Nonstandard PLL Setting (Example: SCLK = 19.2 MHz and MCLKINT = 12 MHz)

In this example, SCLK = 19.2 MHz and MCLK_{INT} = 12 MHz. (Note that a power-up sequence similar to Section 4.7.3.2 is required for this configuration due to n = 1.)

- SCLK = 19.2 MHz = available reference clock.
- MCLK_{INT} = 12 MHz = desired internal MCLK.
- SCLK_PREDIV = 11 = divide SCLK by 8 as reference to PLL.
- PLL_DIV_INT = 0x50 = multiply reference clock by 80, yielding PLL out = 192 MHz.
- PLL_DIV_FRAC = 0x00 0000 = fractional portion equal to zero.
- PLL_MODE = 11 = 500/512 and 1029/1024 multipliers are bypassed.
- PLL_DIVOUT = 0x10 = divide PLL out by 16 to achieve MCLK_{INT} of 12 MHz.


Table 4-7 shows nonstandard PLL configurations.

lable 4-7.	Nonstandard PLL	Settings

SCLK (MHz)	MCLK_SRC_SEL (see p. 138)	SCLK_PREDIV (see p. 141)	PLL_DIV_INT (see p. 149)	PLL_DIV_FRAC (see p. 149)	PLL_MODE (see p. 149)	PLL_DIVOUT (see p. 149)	MCLK _{INT} (MHz)	PLL_CAL_RATIO (see p. 149)	n [1]
9.6	1	10	0x6E	0x40 0000	01	0x18	11.2896	75	1
	1	10	0x50	0x00 0000	11	0x10	12	80	1
	1	10	0x50	0x00 0000	01	0x10	12.288	82	1
	1	10	0x6E	0x400000	01	0x0C	22.5792	150	1
	1	10	0x50	0x00 0000	11	0x08	24	80	2
	1	10	0x50	0x00 0000	01	0x08	24.576	82	2
19.2	1	11	0x6E	0x40 0000	01	0x18	11.2896	150	1
	1	11	0x50	0x00 0000	11	0x10	12	80	2
	1	11	0x50	0x00 0000	01	0x10	12.288	82	2
	1	11	0x6E	0x40 0000	01	0x0C	22.5792	150	2
	1	11	0x50	0x00 0000	11	0x08	24	107	3
	1	11	0x50	0x00 0000	01	0x08	24.576	109	3

1. The variable *n* represents the divide ratio. See Eq. 4-6.

As shown in Fig. 4-22, the input to the PLL is the ASP_SCLK/SWIRE_CLK input pin.







4.7.3.4 Powering Down the PLL

To power down the PLL, clear PLL_START.

4.8 SoundWire Interface

The MIPI-compliant SoundWire slave interface transports control and audio data. The external SoundWire master interface communicates with the CS42L42 SoundWire slave using SWIRE_SD and SWIRE_CLK (described in Table 1-1), which are shared with all devices on the SoundWire bus. The interface is an alternative to the ASP and I²C interfaces for audio and control-data transfer. SoundWire allows connection of all compatible audio sources and audio sinks over a single two-wire connection. The system includes the following features:

- Transporting payload, control, and setup data on a single two-wire interface
- Double data rate (DDR) transmission
- Direct slave-to-slave data transport
- · Isochronous and asynchronous audio streams
- · Asynchronous wake events can be generated as part of Clock Stop Mode

See the *MIPI SoundWire Specification* for details regarding features such as framing and synchronization.

4.8.1 Physical Interface and Data Encoding

The SoundWire interface has two logical signals:

- SWIRE_CLK—A system clock signal that is distributed from the master.
- SWIRE_SD—Data signal that can be driven by master or slave.

The interface uses conventional single-ended voltage-level signaling. The data encoding is modified NRZI, where an unchanging physical value (i.e., an encoded logic zero) is not actively driven, but is maintained by a bus keeper within the master. The bus keeper facilitates detection of undriven bit-symbol periods to identify errors and to handle systems that are not fully populated.

DDR signaling halves the required frequency of the clock signal, which reduces overall system power consumption.


4.8.2 Frame Structure

A SoundWire bit stream is a continuous stream of bits encoded using the modified-NRZI scheme. The bit stream is divided into a repetitive sequence of blocks of bits (i.e., *frames*). A frame consists of bit-symbol periods (i.e., *bit slots*) that correspond to one-half cycle of the clock signal. Each frame is constructed as a two-dimensional array of these bit slots made from 48 to 256 rows with 2 to 16 columns. The number of rows and columns is programmable. This provides a simple way to identify periodic positions within the bit stream to multiplex data from multiple sources.



Fig. 4-23 shows examples of frame organization.





COL 0	COL 1	COL 2	COL 3	COL 4	$\begin{bmatrix} \text{COL} \\ 4 \\ 5 \end{bmatrix} \begin{bmatrix} \text{COL} \\ 6 \\ 6 \end{bmatrix}$			
	48 kHz LEFT 1x24	16 STE	kHz bits REO 16	48 kHz CH1 192 kHz LEFT 4x6 192 kHz RIGHT 4x6				
CMD 1x48	48 kHz RIGHT 1x24	LE	kHz IFT 12		192 kH 4) 192 kHz	z CH2 z LEFT x6 z RIGHT		
		RIG	kHz SHT 12		48 kH 192 kH	x6 <mark>z CH3</mark> lz LEFT x6		
			kHz FT 12	192 kHz RIGHT 4x6 48 kHz CH4				
16 6xSTI	8 kHz 16 bits 6xSTEREO SYNC		→ ≺Hz SHT		192 kH	z LEFT <6		
	NC :16	-	12			z RIGHT <6		

12.288 MHz, 8 columns, 64 rows, 48 kHz framerate



Rows and columns are numbered from zero upwards. The transmission sequence of bit slots is done by an increasing order of rows, and, within each row, an increasing order of columns. The bit slots can be identified with a notation of [<Row>,<Column>]. Thus the first bit of a frame is [0,0], followed by [0,1], [0,2], up to [MaxRow,MaxCol].

The values on successive bit slots form a bit stream that interleaves all of the following:

- · Control bits from the master
- · Command bits from the master or monitor, and corresponding response bits from slaves or master
- · Status bits from the slaves
- Payload data that can be transferred master to slave, slave to master, or slave to slave.

4.8.3 Control Word

A control word occupies the first 48 bits of Column 0 in any frame. Remaining bits of the frame not occupied by the control word are available for payload data. There are many options for organizing the payload data amongst the various channels and devices in the system. The control word is a 48-bit field in every SoundWire frame used by the master to read or write registers, control operations, and query slave status. It also provides frame synchronization information used by the slaves to keep in sync with the SoundWire Bus. The control word is split into multiple fields.

There are three types of commands:

- Ping—Every slave attached to the bus returns its status. The master sends a ping in any frame that is not performing
 a read or write command.
- Write—Writes an 8-bit value from the command owner to one or more registers in one or more devices.
- Read—Reads an 8-bit value from a register in one or more devices.

Each control word field has an owner, defining which device can drive the bus during that bit slot. Some slots have multiple owners. This multiple ownership uses the modified NRZI scheme to avoid bus contention. For example, if multiple slaves assert PREQ (ping request, see Table 4-6) to pass a Logic 1 symbol by toggling the data pin in the same bit slot, all drivers on the bus are driving the data to the same value, so there is no contention. Attached slaves not asserting PREQ pass a Logic 0 symbol by not driving the bus, so there is no contention if other slaves assert PREQ at the same time.



Fig. 4-24 shows field assignments for each command. Table 4-8 lists similar information, with explanations for each field.

В	it	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Command	Ping	PREQ	Cor	PCODE[2 mmand ov ster or Mo	vner	_	SSP Master Only	BREQ Attached monitor	BREL Master Only		_11[1:0] ve 11	11 Slave 10 Sla			t_9[1:0] ve 9			
	Read					Comman		ldr[3:0] master or	monitor)			Comma	RegAdend owner (dr[15:8] master o	monitor)			
	Write					Comma			monitor)			Comma		indoter of	monitor)			
	Reserved		Five re	eserved op	ocodes						-	_						
В	it	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
Command	Ping	SlvStat Slav	_7[1:0] /e 7	SlvStat Slav	t_6[1:0] ve 6	SlvSta Sla	t_5[1:0] ve 5	SlvStat Slav	_4[1:0] /e 4		1	StaticSync[7:0] (Master Only)			1			
	Read			Common		ddr[7:0] (Master o	r Monitor)											
	Write			Comman		(Master O	(WOTILOT)			1	0	1	1	0	0	0	1	
	Reserved				-	_				1	0	I	I	0	0	0	I	
					05					40		10	10	44	45	40	47	
В	-	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	
Command	Ping	PHY SYNC		t_3[1:0] ve 3	SlvSta Sla	at_2[1:0] ave 2	SlvSta Sla	t_1[1:0] ve 1	SlvStat Slav	_0[1:0] /e 0			Sync[3:0] er Only)		Parity Master	NAK Master,	ACK Master.	
	Read	(Master			RegDa	ata[7:0] Ad	dressed S	Slave(s)			, , , , , , , , , , , , , , , , , , ,		or	Slave,	Slave,			
	Write	Only)		RegDa	ata[7:0] C	command (Owner (M	aster or M	onitor)						Monitor	or Monitor	or Monitor	
	Reserved	0				-	_											

Figure 4-24. Control Word Bit Assignments

Bit 0 is the first bit transferred in the bit stream. If a field spans multiple bit slots, the most significant bit is sent first. For example, in Fig. 4-24, OPCODE[2] corresponds to Bit 1 (bit slot[1,0]), OPCODE[1] corresponds to Bit 2 (bit slot[2,0]), and so on.

The monitor arbitrates for control of some fields of the command using the BREQ bit slot, which allows it to become the current command owner. The master acknowledges that it is giving up the bus through the BREL bit slot. The modified NRZI scheme ensures that, if neither the master nor monitor drive the command, the data pin is unchanged, causing OPCODE to be read as 000 (the Ping command). If the monitor drops off or releases the bus, it results in a frame with a Ping command but no BREQ; the master should react by regaining control on the next frame. The slave is not involved with, and is unaffected by, the identity of the command owner.

Table 4-8 describes control-word bit slot fields.

Table 4-8.	Control	Word	Bit	Slot	Fields
------------	---------	------	-----	------	--------

Field	Command	Bit Slot Owner	Description	
PREQ	All	All attached slaves	Any attached slave can assert a ping request during this bit slot to notify the master of interesting status in Slv_Stat_x[1:0]. The master must perform a Ping command within 32 frames of the request.	
OPCODE[2:0]	All	Command owner	Identifies the type of command. Values not shown are reserved. 000 Ping 010 Read 011 Write	
BREQ	Ping	Monitor	Bus request from monitor requesting ownership of command fields in subsequent frames	
BREL	Ping	Master	Bus release from master acknowledging that monitor has ownership of command fields in subsequent frames.	
SSP	Ping	Master	Stream synchronization point. Setting SSP forces all active ports to synchronize their sample interval counters to the SoundWire frame boundary.	
SlvStat_x[1:0] (X = 0–11)	Ping	Slave with DevID = X	Each slave has a unique 2-bit field to report status. 00 Slave not present or not attached. 01 Slave attached but not in an interrupt condition. 10 Slave attached and in an interrupt condition. 11 Reserved	
DevAddr[3:0]	Read/ Write	Command owner	 Device address identifying which master or slaves are being accessed by the command, 0 Devices first attach as Device 0 1–11 Enumerated slaves are assigned a value in the range 12–13 Slaves can be programmed to also respond to these group addresses. 14 Reserved 15 Group alias to all slaves on the bus. 	



Field	Command	Bit Slot Owner	Description
RegAddr[15:0]	Read/ Write	Command owner	Register address identifying which register is being accessed by the command. Bits 14:0 contain the address. Section 4.8.9 describes how RegAddr is formed.
RegData	Read	Addressed slave	Register data sent from the addressed device (slave or master) to command owner (master or monitor)
RegData	Write	Command owner	Register data sent from command owner (master or monitor) to the addressed device (slave or master)
StaticSync	All	Master	Fixed pattern 1011_0001 that facilitates the slave synchronizing to the bit stream and determining frame shape.
PhySync	All	Master	Identifies whether the physical layer interface is running in Basic PHY or High PHY Mode. 0 Basic PHY This device supports only Basic PHY. 1 High PHY
DynamicSync[3:0]	All	Master	Cyclic pattern that facilitates the slave synchronizing to the bit stream and determining frame shape.
PAR	All	Command owner	Parity checksum generated by the owner of the command fields (master or monitor), checked by the other interfaces (slave, and monitor or master).
NAK	All	All attached devices	Negative acknowledge
ACK	All	All attached devices	Positive acknowledge

Table 4-8. Control Word Bit Slot Fields (Cont.)

4.8.4 Register Access Response

The SoundWire slave provides a response to each command in the Control Word NAK and ACK fields. A component of the response is derived from the result of the register access command, as listed in Table 4-9.

Command Response (Priority Order)		АСК	SoundWire Address Range (RegAddr[15:0])	Conditions	
COMMAND_ FAIL	1	0	All 0x1000–0xFFFF	 Parity error A bus clash is detected in the Control Word, except for shared bits: PREQ, NAK, ACK, and shared group read data or slave status (when DevAddr = {0,12,13,15}) where bus clash is expected and not reported. APB bridge access is rejected because the bridge was busy with a previous access and 	
	-			could not accept a new one. Section 4.8.12 describes the APB. Note: This behavior is not compliant with the <i>The MIPI SoundWire Specification 1.0.</i>	
COMMAND_ IGNORED	0	0	All 0x0000–0x0FFF	 Slave is not attached to the SoundWire Bus. Response to a Ping command Response to reserved opcodes Response to Read/Write command whose DevAddr value does not address this slave Access to an address where no register is implemented, including any register address associated with the unimplemented data ports (Ports 4–14). Read from address containing only write-only register bits. Write to address containing only read-only register bits Read from Port 15 group alias Read of any slave control port (SCP) device ID register if the slave is out of enumeration Write to the SCP device number register if the slave is out of enumeration 	
COMMAND_ OK	0	1	0x0000-0x0FFF 0x1000-0xFFFF	 A read or write access to an existing register is not constrained by the conditions above An APB bridge access was accepted and a COMMAND_OK response acknowledges that the internal memory access has begun. This response does not convey whether the access was to an implemented address or whether the address is valid for the command. Note: For accesses within the range 0x1000–0x1FFF, the COMMAND_OK response is specific to the CS42L42. <i>The MIPI SoundWire Specification 1.0</i> requires a COMMAND_ IGNORED response to be returned instead of the COMMAND_OK. 	

Table 4-9. Command Response

A command response to register access restrictions does not depend on the data value being written, but is governed by whether the read or write access is allowed to that address. Writing an unsupported value to a register address does not cause the write command to be rejected. If multiple entries of Table 4-9 apply to the same SoundWire frame, any condition that triggers a COMMAND_FAIL overrides a COMMAND_IGNORED or COMMAND_OK. Conditions that trigger a COMMAND_IGNORED override conditions that trigger COMMAND_OK.



4.8.5 Frame Synchronization

On initialization, the CS42L42 is unattached, makes no assumptions about frame size, does not react to control words, and does not drive values on the data pin. Instead, it performs a search for the static and dynamic sync words within the control word to determine the size of the frame and identify the frame boundaries before attaching to the SoundWire bus.

When synchronization is confirmed, the CS42L42 attaches to the SoundWire bus with device number = 0 and waits for the master to perform the slave enumeration sequence to assign a unique nonzero device number.

If attached to the SoundWire Bus, the CS42L42 constantly monitors the static and dynamic synchronization words of each frame to verify it is still in sync with the bus. If the CS42L42 detects two bit errors in the synchronization words within two SoundWire frames, it drops off the SoundWire bus and becomes unattached. The device then restarts its frame synchronization search to resynchronize to the SoundWire bus.

4.8.6 Slave Enumeration

The CS42L42 initially attaches to the bus with a device number of zero (Slave0). Because multiple slaves can do so simultaneously, the master must perform an enumeration process to assign each a unique nonzero device number before the slave can be used.

The master determines that a slave has attached as Slave0 through the SlvStat_0 control word status bits. The master then begins reading the six slave control port (SCP) device ID registers in sequence (0x0050–0x0055). To account for possible multiple CS42L42 devices on the same bus, the AD0 and AD1 pins respectively determine the Instance ID bits [1:0] for each device. Note that AD0/AD1 pin values are latched on reset. Enumeration relies on the modified-NRZI bus property that one slave's Logic 1 overrides another slave's Logic 0 on the data bus. If a Slave0 detects a bus clash where its read data value of Logic 0 was overridden by another slave's Logic 1, it drops out of this enumeration sequence. At the end of the sequence, only one slave remains, to which the master assigns a unique, nonzero device number.

Slave0 devices that fell out of the enumeration sequence do not respond to the attempt to set a device number until after a new sequence begins, starting with a read of the SCP device ID 0 register. Slaves out of enumeration also do not respond to reads of the device ID registers.

After a slave is enumerated, and if SlvStat_0 indicates remaining attached slaves, the master should repeat the sequence to enumerate remaining slaves.



4.8.7 Payload Transport

This section describes how payload data is organized within a SoundWire frame and the control registers that define where each port's payload data is located in the frame. Fig. 4-25 shows examples of how the data is positioned.




Figure 4-25. Examples of Register Settings Defining a Port's Payload Data Location

Basic parameters in Fig. 4-25 include the following:

- SINTERVAL—Defines the sample interval in units of bit slots.
- HSTART and HSTOP—Define the column boundaries of the transport window.
- OFFSET—Defines the offset in units of bit slots from the start of the transport window where the data is located.
- WORD_LENGTH—Number of bits in each channel minus 1.

Additional parameters are described in the SoundWire register descriptions in Section 7.1 and Section 7.2.

- Payload channel sample—Refers to one sample per channel per sample interval.
- Payload data block refers to blocks of data within a frame, as controlled by BLOCK_PACKING_MODE (see p. 129) and shown in Fig. 4-26:
 - Blocks-per-Channel Mode—Each payload data block contains one channel sample. There may be multiple payload data blocks per frame, each containing a sample from a different channel.
 - Blocks-per-Port Mode—One block for the port in the frame contains all the port's channel samples concatenated.






Figure 4-26. Block Packing Mode

 Payload window—A contiguous set of columns in the frame, within which data is transferred for the respective port defined by the HSTART/HSTOP fields. Transport windows may overlap, with different data streams transferred in different bit slots.

The payload subwindow is the subset of a payload window where the port's data resides, as controlled by the block-spacing mode.

- There are two types of payload data:
 - Normal payload (isochronous payload streams)
 - Flow-controlled (asynchronous payload streams)-Not supported on the CS42L42.

4.8.8 Prepare/Enable Control


•

The programming model of the state diagram of Fig. 4-27 must be followed to enable each channel within a port. This requires the following procedure to enable the channel:

- The master first prepares a channel by setting the channel's PREPARE_CHANNELx register bit (see p. 127). If the channel is running and ready to transfer data on the SoundWire bus, data-path logic within the chip sets the input port STAT_PORT_READY (see p. 125). This value is reflected in the DPn prepare status register (see p. 127).
- 2. The master waits until it reads the corresponding NOT_FINISHED_CHANNELx status bit (see p. 127) as cleared.
- 3. The master sets the CHANNEL_ENx bit (see p. 127) of the inactive bank.
- 4. Master initiates a bank switch to enable the channel set in Step 3 by writing to the inactive bank SCP frame control register.
- 5. Data transfer on the SoundWire bus begins in the next frame after the bank switch.

It would be invalid programming for the master to set CHANNEL_EN without waiting for the DPn_PREPARE_STATUS bit to indicate that the channel is ready for operation. Operation cannot be guaranteed in this case.





- "NF" is the channel's NOT_FINISHED status bit (see Section 7.2.5).
- "P" is the channel's PREPARE_CHANNELx bit (see Section 7.2.6).

Figure 4-27. Prepare/Enable Control

4.8.9 SoundWire Memory Map

The SoundWire protocol specification requires some device-level register address blocks for each control/data port. Each port has a reserved address window, within which some register spaces are defined by the MIPI SoundWire Specification and others are implementation specific.

 Table 4-10 lists base addresses for the SoundWire control and data ports implemented on the CS42L42. Table 6-1 shows how the SoundWire register space fits into the CS42L42 register map.

The "Page" value of Table 6-1 maps to the address field (RegAddr[15:0]) of SoundWire read/write commands as follows:

 RegAddr[15] = Context switch between internal SoundWire registers and the non-SoundWire registers accessed using nonzero page values.

0 = SoundWire register access

- 1 = Advanced peripheral bus (APB, or "Page") register access
- RegAddr[14:8] = 7 LSB bits of the 8-bit "Page" value from Table 6-1 (Page[7:0])
- RegAddr[7:0] = 8-bit register address

For example, to access the register at page = 0x14 and address = 0x02, the SoundWire RegAddr[15:0] would be 0x9402

Port Number	Port Name	Base Address	Notes
0	Control Port	0x0000	Control and status functions common to the whole slave
1	Data Port 1	0x0100	Control and status functions specific to Data Port 1 (ADC output channel)
2	Data Port 2	0x0200	Control and status functions specific to Data Port 2 (DAC channels)
3	Data Port 3	0x0300	Control and status functions specific to Data Port 3 (S/PDIF input channels)
4–14	Data Ports 4–14	0x0400-0x0EFF	Reserved
15	Data Ports 1–14	0x0F00	Addressing alias used to write to Data Ports 1–14 with a single write command

Table 4-10.	Base	Addresses	for Data	a Port	Registers
-------------	------	-----------	----------	--------	-----------

4.8.10 Register Banking

Some registers in the control and data ports are banked, meaning that there are two copies that can be accessed through different addresses. A bank switch to all SoundWire slaves connected to the master can be performed simultaneously using a device address = 15 group alias in the SoundWire control word.

The banking mechanism allows the SoundWire master to set up new configurations in advance in the inactive register bank and then command all the slaves to change to that configuration simultaneously. This mechanism is required to apply changes simultaneously in frame shape or payload transport configurations to all slave devices on the SoundWire bus.



Changing banked register values in the active bank for some registers can cause unpredictable behavior (e.g., changing payload location in the middle of the frame). When updating banked registers, the bank switch mechanism must be used to apply the changes on the next frame boundary.

4.8.10.1 Bank Switch

Bank switching allows the master to change which of two register banks is active. This mechanism is used to enable channels, change the SoundWire frame size, or rearrange payload data for all slaves and all ports at the same moment. If any ports have a sample interval that spans multiple SoundWire frames, to avoid audio glitches, a bank switch must be applied on a frame boundary that is also a stream-synchronization point (SSP).

The bank change is performed by writing to the SCP frame control register (see Section 7.1.12) in either Bank 0 or Bank 1. It can be performed to all slave devices at once using the DevAddr = 15 group alias in the control word.

The recommended procedure to perform a bank switch while the data port is enabled and streaming is as follows:

- 1. Update configuration registers in the inactive bank of all active SoundWire ports with new configuration. If a setting must remain the same, the inactive bank register must be programmed to the same value as the active bank.
- 2. In the frame preceding a normal SSP alignment, using the device address = 15 alias to all SoundWire slaves, write to the inactive bank's SCP frame control register in either Bank 0 or Bank 1. This write causes the bank change to occur on the next SoundWire frame boundary to the bank whose SCP frame control register was written.

4.8.11 SoundWire Data Port Map

Port 0 functions as SCP, which provides control for the slave. Section 6.1 lists each data port's registers, Table 4-10 lists the base addresses. Table 4-11 shows data-port mapping.

Data Port	Resource	Channel 2	Channel 1
Port 1	ADC	—	Channel A
Port 2	DAC	Channel B	Channel A
Port 3	S/PDIF	Channel B	Channel A

Table 4-11.	Data	Port	Mapping
-------------	------	------	---------

Table 4-12 describes the supported read/write characteristics for SoundWire bit fields.

Туре	Abbreviation	Description	
Read/Write	R/W	Register value can be read or written by software	
Read/Write/Modified	RWM	Register value can be read or written by software, or modified by hardware.	
Read Only	R/O	Read-only status register, can be read but not written by software.	
Write One to Clear	R/W1C	Status register is cleared by software writing 1 to the bit.	
Write Only	W/O	Write-only bits trigger an action when written, but its value cannot be read.	

Table 4-12. Register Bit Types

4.8.12 Advanced Peripheral Bus (APB) Bridge Access Procedures

Read/write commands to addresses 0x1000–0xFFFF outside the SoundWire IP pass through a translation bridge to the device's internal APB. The APB protocol and delays through the bridge do not allow the commands to complete within the SoundWire frame for all cases and require special procedures to perform read/write commands to this memory space. A consequence of the delay through the bridge is that register writes to locations outside the SoundWire IP are not aligned to a SoundWire frame boundary. Read-only status registers manage these transfers in the memory-access status and memory-read-last-address registers (see Section 7.1.17 and Section 7.1.20).

If an access is attempted through the bridge before the previous transfer completes (indicated by CMD_IN_PROGRESS = 1, see p. 124), a COMMAND_FAIL response is returned on the SoundWire bus. Otherwise, a COMMAND_OK response is returned to acknowledge any other access through the bridge, regardless of whether the registers exist outside the SoundWire IP.

By default, a timeout occurs after 8 bus cycles. TIMEOUT_CTRL (see p. 125) can be used to extend this period. The period is 0 bus cycles if TIMEOUT_DISABLE (see p. 125) is set. If issues arise in transferring information, unmasking M_LATE_RESP and M_TIMEOUT_ERR (see p. 123) allows timeout conditions to generate the corresponding interrupts.



Section 4.8.12.2 and Section 4.8.12.3 describe procedures for accessing registers outside the SoundWire IP. These apply only to access to registers above address 0x1000. SoundWire registers within the address range 0x0000–0x0FFF can be accessed directly without special procedures.

4.8.12.1 Indirect versus Direct Access Procedures

Depending on system configuration, there are two ways of access through the APB master. Both add access latency:

- Indirect access: APB read data cannot be returned in time to be part of the control word RegData response field. Read data must be read from MEM_READ_DATA (see p. 125) later, as described in subsequent sections.
- Direct access: APB read data can be returned in time to be included in the RegData response field of the control word. For direct access, no special procedures are required.

Whether an access must use the indirect or direct procedure depends on operating parameters, such as the following:

- The ratio of clock frequencies between the SoundWire and APB clocks. The control port/APB frequency is equal to the MCLK_{INT} frequency.
- Whether any APB slaves add wait cycles to the APB access.
- The number of columns in the SoundWire frame. More columns in the frame allow more time for the APB access to complete in time to return data within a single SoundWire read command.

Indirect access procedures are avoided if the access can be guaranteed to work with direct access. This is possible when the following relation evaluates as TRUE:

Time in SoundWire command between the Internal time required to process the APB read command (including last Address bit and first RegData bit (10 rows) > Synchronization delay)

The elements of this relation are calculated as follows:

- SoundWire clock period 4.75 SoundWire Clock Periods
- * 10 Rows

+ 4.25 APB clock periods

* (Number of columns)/2

+ APB clock periods + APB clock periods clock periods for wait cycles added by APB slave (if needed)

To avoid issues occurring on the edge of the maximum delay, the 0.25 * clock period provides margin.

The number of APB cycles added due to wait states depends on the access desired. The only access requiring extra wait states is the reading and writing of EQ coefficients. For this function, indirect access must be used. However, for all other access functions, no extra APB wait states are required and direct access is allowed. The examples in Table 4-13 show how to use the calculation to determine whether direct access is allowed.

Parameters	Example A Direct Access	Example B Indirect Access— Example A with APB clock frequency halved	Example C DirectAccess—Double the columns in Example B	Example D Indirect Access— Example A, APB slave requests wait state	Example E Direct Access— Example D, increasing number of columns
Frame size	48 row x 2 column	48 row x 2 column	48 row x 4 column	48 row x 2 column	48 row x 4 column
Wait state	Always zero wait-state access on APB.	Always zero wait-state access on APB.	Always zero wait-state access on APB.	One wait state might be added to the APB.	One wait state might be added to the APB.
SoundWire clock frequency	SoundWire clock frequency = APB clock	SoundWire clock frequency = 12 MHz	SoundWire clock frequency = 12 MHz	SoundWire clock frequency = APB clock	SoundWire clock frequency = APB clock
APB clock frequency ¹	frequency.	APB clock = 6 MHz (APB period = 2*SoundWire clock period)	APB clock = 6 MHz (APB period = 2*SoundWire clock period)	frequency.	frequency.
Time for 10 rows to run on SoundWire bus	10*2/2 = 10 SoundWire clock cycles.	10*2/2 = 10 SoundWire clock cycles.	10*4/2 = 20 SoundWire clock cycles.	10*2/2 = 10 SoundWire clock cycles	10*4/2 = 20 SoundWire clock cycles.
Processing time	4.75 + 4.25 = 9	4.75 + 2*4.25 = 13.25	4.75 + 2*4.25 = 13.25	4.75 + 4.25 + 1 = 10	4.75 + 4.25 + 1 = 10
Outcome	Time for 10 rows > processing time.	Time for 10 rows < processing time.	Time for 10 rows > processing time.	Time for 10 rows \leq processing time.	Time for 10 rows > processing time.
Direct access allowed?	Direct access allowed	Not guaranteed; indirect access must be used.	Direct access allowed	Not guaranteed; indirect access must be used.	Direct access allowed

Table 4-13. Direct- and Indirect-Access Comparison

1. The control port/APB frequency is equal to the MCLKINT frequency.



4.8.12.2 Control-Word Write through the APB Bridge

The following procedure for writing data through the APB bridge is required only if indirect access procedures are used. This is not needed if direct access is available.

- 1. Verify that a prior command is not still active on the bridge by polling the memory access status register (Section 7.1.17) until CMD_IN_PROGRESS = 0.
- 2. Perform a SoundWire write command via control word to the desired address. The responses are as follows:
 - COMMAND_OK: Acknowledges that the APB transaction was initiated.
 - COMMAND_FAIL: If CMD_IN_PROGRESS = 1, a new write could not be accepted due to a previous command still in progress and a SoundWire command response of COMMAND_FAIL is returned.
- 3. (Optional) Confirm transaction completion by reading CMD_DONE = 1 (see p. 124).

4.8.12.3 Control-Word Read through the APB Bridge (Indirect Access Only)

This section describes how to read control words if indirect access is used.

A register read requires two read commands because read data cannot be fetched in time for the SoundWire response in the same command. The attempt to read from memory (address above 0x1000) triggers the access to begin across the bridge, while returning an initial response to the SoundWire COMMAND_OK command and a data value of zero.

When the read operation completes, the RDATA_RDY status flag is set (see p. 124), the read data is stored in the memory read data register, and the address from where the data was read is stored in MEM_READ_LAST_ADDR (see p. 125).

Note: This procedure must be an atomic operation; that is, system software must ensure that no other process interrupts. A read or write access to other addresses through the APB bridge during this procedure risks overwriting the read data captured in MEM_READ_DATA (see p. 125).

The following procedure is for reading from a register through the APB bridge:

- 1. Verify that the bridge is not still active with a previous command by polling the memory access status register until CMD_IN_PROGRESS = 0.
- 2. Perform the SoundWire read command via control word to the desired address, as normal.
 - The SoundWire command returns response COMMAND_OK to acknowledge the APB transaction was initiated, regardless of whether the register exists.
 - If CMD_IN_PROGRESS = 1, a new read could not be accepted and a SoundWire command response of COMMAND_FAIL is returned.
- 3. Poll the memory access status to verify the read transaction completed. (CMD_DONE = 1 and RDATA_RDY = 1).

The address the data was read from is also stored in MEM_READ_LAST_ADDR for optional reference.

4. Read MEM_READ_DATA to return the data last read from the address stored in MEM_READ_LAST_ADDR.

4.8.13 SoundWire Clock Stop Mode and Wake-Up Event

The Clock Stop Mode provides a mechanism allowing the master to shut off the SoundWire clock. The flow to enter Clock Stop Mode is as follows:

The CS42L42 does not automatically change any functional states when going through the clock-stop process. As
a result, if any function needs to be shut down or reconfigured, the master must first send the appropriate
commands to configure the device.

Clear SCLK_PRESENT. When SCLK_PRESENT transitions from 1 to 0, the RCO becomes the system's MCLK. In addition to the plug insertion/removal and S0 button press events,

Note the following behavior under this condition:

- To meet the RCO power-up latency requirement, SWIRE_SCLK must remain present for at least 150 μs before entering Clock Stop Mode.
- 2. The SoundWire master writes to CLOCK_STOP_PREPARE (see p. 120) to begin the shutdown.


- 3. The SW_CLK_STP_STAT_SEL setting (see p. 134) determines which functional blocks report as powered down before CLOCK_STOP_NOT_FINISHED (see p. 120) is cleared. This ensures that the desired functions within the device are complete before clock stop can proceed.
- 4. The CS42L42 clears CLOCK_STOP_NOT_FINISHED to indicate it is ready for the clock to be stopped.
- The master performs a group status read until all slaves report ready for the clock to be turned off (CLOCK_ STOP_NOT_FINISHED = 0).
- 6. The master performs a group write to CLOCK_STOP_NOW (see p. 120), indicating the clock is about to stop.
- 7. Immediately after Step 6, the master sends a stopping frame. The master owns all payload bits and must drive the data pin on the last bit slot to a physical low level. The CS42L42 does not drive payload bits associated with data ports.
- 8. The master stops the SoundWire clock at the frame boundary at the end of the stopping frame.
- **Note:** If WAKE_UP_ENABLE = 1 and SW_CLK is stopped, an S0 button press, a headphone plug, or a headphone unplug can cause the SoundWire wake event to occur.

CLOCK_STOP_NOT_FINISHED = 1 indicates that the slave is not ready to be shut off. A value of 0 indicates the slave is ready for the clock to be shut off. This allows for group reads of all slave devices to report whether any slave is not ready for the shutdown due to the modified NRZI encodings.

If WAKE_UP_ENABLE is set (see p. 120) while the SoundWire clock is stopped, the wake event signal is triggered to the master to wake the SoundWire bus. If the wake event occurs in Clock Stop Mode, SWIRE_SD is asserted. After the wake event signal is triggered, SCLK_PRESENT must be set to transition from 0 to 1 (that is, from the internal RCO to the SWIRE_SCLK/PLL). The transition can take 150 μ S. If the PLL is used, SCLK_PRESENT must wait for the PLL to settle.

The last opportunity to send an interrupt during a clock-stop sequence is the PREQ of the frame that writes to CLOCK_ STOP_NOW. If the internal wake event described previously occurs in either that frame or the stopping frame, the wake event signal is latched and stored. After the clock is stopped at the end of the stopping frame, a SoundWire wake-up event occurs. This ensures that no internal wake event is missed. A wake event is seen by the master as the next PREQ bit.

Fig. 4-28 shows clock-off timing.



4.8.14 Programming Restrictions

The following restrictions must be observed:

- For registers that are banked, operation is not guaranteed when writing to the active bank of a register. The SCP frame control register is the only banked register that supports writes to the active bank.
- Configuration changes must not be done in an on-the-fly method—bank changes must be used.
- To ensure that new register values are not applied in the middle of a sample interval, bank changes must correspond to the SSP.
- Although the MIPI specification allows the master to assert an SSP at any time, the CS42L42 does not allow the assertion if the sample interval ends in the next-to-last bit slot of the SoundWire frame such that a new interval would start in the last bit slot of that frame (e.g., preceding the frame boundary where the SSP is applied). This rare scenario could happen in a system where the master and slaves are already out-of-sync and data is already corrupt.
- Nonbanked register fields, PORT_DATA_MODE and WORD_LENGTH, must not be modified if the port is enabled.



4.8.15 Configuration Guidelines with Examples

Ex. 4-3 and Ex. 4-4 describe configurations for programming three data ports for 48- and 96-kHz operations, each with 24-bit data. Data Port 1 has one 24-bit channel; Data Ports 2 and 3 have two channels each. Fig. 4-29 shows the resulting frame structure, with details for each port (HSTART, HSTOP, OFFSETS, and WORD_LENGTH). For each data port, registers are programmed to indicate the location in the SoundWire frame where each payload data is stored. Each port must be configured with a location such that its payload location does not overlap another port. The SoundWire master must also be configured with the same settings for each port.

	Example 4-	3. Sample Interv	al Rate: 48 kHz
Parameter	Data Port 1	Data Port 2	Data Port 3
WORD_LENGTH ¹	23	23	23
HSTART	1	1	1
HSTOP	7	7	7
OFFSET1	0	28	84
OFFSET2	0	0	0
Offset (combined)	0	28	84
SAMPLE_INTERVAL_LOW	255	255	255
SAMPLE_INTERVAL_HIGH	1	1	1
Sample Interval	512	512	512

Example	4-4	Samr	ا مار	nterval	Rate.	96	kH7
Example	4-4.	Samp	лет	niervar	nale.	30	лпд

Data Port 1	Data Port 2	Data Port 3
23	23	23
1	1	1
7	7	7
0	28	84
0	0	0
0	28	84
255	255	255
0	0	0
256	256	256

1.WORD_LENGTH is the number of bits in each channel minus 1.

Both examples have the same configuration—SoundWire clock = 12.288 MHz, 64 rows, 8 columns, 512 bits per frame, SoundWire frame rate = 48 kHz.

Configuration details are summarized in Ex. 4-3 and Ex. 4-4.

The WORD_LENGTH is the number of bits minus 1 in each channel's sample per port.

The HSTART and HSTOP values define the payload transport window, the columns in the SoundWire frame that bound the port's payload data. Both examples set HSTART = 1 and HSTOP = 7, so that the payload data is in Columns 1–7. To avoid overlap with the control word, Column 0 is not included.

The OFFSETx fields define the number of bits within the payload transport window that the start of the sample is delayed from the sample interval boundary. Each port has a different offset to avoid overlap. Note that this example uses the Block-per-Port Mode. The definition of the offset registers would change if Block-per-Channel Mode were used.

Although spaces appear between each port's payload, shown in different colors in Fig. 4-29, that spacing is not required.

Both examples start with the SoundWire frame rate set to 48 kHz. Using a 12.288-MHz SoundWire clock, a 64 x 8 frame yields a 48-kHz SoundWire frame rate. Setting the sample interval (the time in units of bit slots defining the rate at which the port's data samples are transferred) to match the SoundWire frame rate, as shown in Ex. 4-3, yields a 48-kHz sample interval. There are two bit slots per SoundWire clock cycle. Other sample interval rates can be multiplied or divided from this sample rate without changing the same SoundWire frame rate.

Note the following:

- The sample interval and the frame can have different lengths.
- The sample interval must be a multiple or divide factor from the SoundWire frame length. Note that this does not
 have to be an integer multiple, but rather a common multiple, where periodically the SoundWire frame boundary
 aligns to the sample interval boundary. The SSP is the point at which all sample interval boundaries of all ports in
 the system align to the same SoundWire frame boundary.
- Each port can have a different sample interval.

The sample interval is calculated in units of bit slots according to the following formula:

Sample Interval = 256 * SAMPLE_INTERVAL_HIGH + SAMPLE_INTERVAL_LOW + 1.

Setting SAMPLE_INTERVAL_HIGH = 1 and SAMPLE_INTERVAL_LOW = 255 results in a sample interval for a 48-kHz frame at 12.288 MHz of 512 bit slots. Note that this also coincides with a frame size of $64 \times 8 = 512$.



Table 4-14 describes using different sample intervals with SoundWire frame rate of 48 kHz:

Table 4-14. Sample interval/Sample Rate Examples

Sample Interval	Sample Rate
Length of the SoundWire frame	48-kHz sample rate with one sample for each channel per frame.
Half the SoundWire frame length	Two samples per frame for a 96-kHz sample rate. (see Ex. 4-4)
Twice the SoundWire frame length	One sample every second frame for a 24-kHz rate.
N times the SoundWire frame length	One sample every Nth frame, generating a 48/N-kHz rate. 8 kHz is the minimum rate for the CS42L42.

Running all ports with 44.1 kHz requires a different SoundWire clock or frame shape that matches 44.1 kHz along with adjusting other parameters accordingly. An 11.2896-MHz SoundWire clock with a 64 x 8 frame shape works well with a frame rate of 44.1 kHz. Note that this does not apply to isochronous streams, which are converted to 48 kHz before being sent to the SoundWire block.



0	1		2	3	4	5	6	7		0		1	2	3	4	5	6	7
0 Contr 1 Word	ol O <mark>DP1</mark> 1 <mark>CH1</mark>	_23 16	22 15	21 14	20 13	19 12	18 11	17 10		Control Word	0 DP1 1 CH1	_23 _16	22 15	21 14	20 13	19 12	18 11	17 10
2 3	2 3	9	8	7	6	5	4	3	2 3		2	9	8	7	6	5	4	3
4	4 DP2	_ 23	22	21	20	19	18	17	4		4 DP2	_ 23	22	21	20	19	18	17
5 6	5 <mark>CH1</mark> 6	16 9	15 8	14 7	13 6	12 5	11 4	10 3	5 6		5 <mark>CH1</mark> 6	16 9	15 8	14 7	13 6	12 5	11 4	10 3
7 8	7 8	2 19	1 18	0 DP 17 C H		22 15	21 14	20 13	7 8		7 8	2 19	1 18	0 DF 17 C F	2 _23	22 15	21 14	20 13
9	9 10	12	11	10	9	8	7	6	9		9	12	11	10	9	8	7	6
10 11	11	5	4	3	2	1	0		10 11		10 11	5	4	3	2	1	0	
12 13	12 DP3 13 <mark>CH1</mark>	_ 23 _ 16	22 15	21 14	20 13	19 12	18 11	17 10	12 13		12 DP3 13 CH1	- ²³ 16	22 15	21 14	20 13	19 12	18 11	17 10
14 15	14 15	9 2	8 1	7 0 D P	6 3 _ 23	5 22	<mark>4</mark> 21	3 20	14 15		14 15	9 2	8 1	7	6 9 3 _ 23	5 22	<mark>4</mark> 21	3
16	16 17	19	18	17 CH	12 16	15	14	13	16 17		16	19	18	17 CH	12 16	15	14	20 13 6
18	18 19	12 5	11 4	10 3	9 2	8 1	7 0	C	17 18 19		17 18 19	12 5	11 4	10 3	9 2	8 1	7 0	0
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	21 22 23 24 25 26 27 28 29 30 31								21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40		21 22 23 24 25 26 27 28 29 30 31							
32 33 34 35 36 37 38 39 40	32 33								32 33		32 DP1 33 CH1	16	22 15	21 14	20 13	19 12	18 11	17 10
34 35	34 35								34 35		34 35	9 2	8 1	7 0	6	5	4	3
36 37	36 37								36 37		36 DP2 37 CH1	- 23 16	22 15	21 14	20 13	19 12	18 11	17 10
38 39	38 39								38		38 39	9 2	8 1	7 0 DF	6	5 22	4 21	3 20
40 41	40								40		40	19	18	17 CH	12 16	15	14	13
42	41 42								41 42		41 42	12 5	11 4	10 3	9 2	8 1	7 0	6
43 44	43 44								43 44		43 44 DP3	23	22	21	20	19	18	17
45 46	45 46								45 46		45 <mark>CH1</mark> 46	- 16 9	15 8	14 7	13 6	12 5	11 4	10 3
47	47								47		47	2	1	0DF	23 23 1216	22	21	20
48 49									48 49			19 12	18 11	10	9	15 8	14 7	13 6
50 51									50 51			5	4	3	2	1	0	
52 53									52 53									
54 55									54 55									
50 51 52 53 55 55 55 55 55 55 60 61 62 63									50 51 52 53 54 55 57 58 50 61 62 63									
58 59									58 59									
60 61									60 61									
62 63									62 63									
	Ex	. 4-3:	48-kHz	Sample I	nterval	Rate						Ex. 4	-4: 96-k⊢	lz Sampl	e Interv	al Rate		

Figure 4-29. Configuration Examples for a 64 x 8 SoundWire Frame—SoundWire Frame Visualization

4.9 Audio Serial Port (ASP)

The CS42L42 has an ASP to communicate audio and voice data between system devices, such as application processors and Bluetooth transceivers. ASP_SCLK_EN (see p. 140) must be set whenever DAO and DAI are used. The ASP can be configured to TDM, I²S, and left justified (LJ) audio interfaces.



Note: A maximum of four input channels and two output channels are supported in TDM Mode. Any two input channels can be mapped to SPDIF TX, and they always bypass the ASRC.

Although two output channels exist, the information from Channel 1 is replicated onto Channel 2 when enabled (ASP_TX_CH2_EN, p. 165). As a result, Channel 2 can be used only if Channel 1 is used. This is targeted for 50/50 use, but can be used in any transmit situation. Bit resolution must be the same for both channels (ASP_TX_CH2_RES = ASP_TX_CH1_RES) along with matching MSB/LSB bit starts (ASP_TX_CH2_BIT_ST_MSB = ASP_TX_CH1_BIT_ST_MSB and ASP_TX_CH2_BIT_ST_LSB = ASP_TX_CH1_BIT_ST_LSB).

However, in 50/50 Mode, the active phase for each channel must not match (ASP_TX_CH2_AP \neq ASP_TX_CH1_AP).

4.9.1 Slave Mode Timing

The ASP can operate as a slave to another device's timing, requiring ASP_SCLK/SWIRE_CLK and ASP_LRCK/FSYNC to be mastered by the external device. If ASP_HYBRID_MODE is cleared (see p. 140), the serial port acts as a slave. If ASP_HYBRID_MODE is set, the port is in Hybrid-Master Mode (see Section 4.9.2).

In Slave Mode, ASP_SCLK and ASP_LRCK are inputs. Although the CS42L42 does not generate interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed as it is in Hybrid-Master Mode. Table 4-17 shows supported serial-port sample rate examples. Note that some rates require use of the PLL and/or SRC.

4.9.2 Hybrid-Master Mode Timing

In Hybrid-Master Mode, ASP_LRCK is derived from ASP_SCLK; the ASP_SCLK/ASP_LRCK ratio must be N x F_S, where N is a large enough integer to support the total number of bits per ASP_LRCK period for the audio stream to be transferred. In either 50/50 Mode or I²S/LJ Mode, the ASP_SCLK/ASP_LRCK ratio must be N_E x F_S, where N_E is an even integer.

The serial port generates an internal LRCK/FSYNC from an externally mastered ASP_SCLK/SWIRE_CLK, allowing single clock-source mastering to the CS42L42. In Hybrid-Master Mode, the serial port must provide a left-right/frame sync signal (ASP_LRCK/FSYNC) given an externally generated bit clock (ASP_SCLK).

Table 4-15 shows supported serial-port sample-rate examples. Other rates are possible, but the rules stipulated above must be met. Note that some rates require use of the PLL or SRC.

SCLK	Serial Port Sample Rate (kHz)																	
Frequency (MHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
1.4112	_	х		_	_	х		_	_	Х	—	_	Х	—	—	х		—
2.8224	_	х		_	_	х		_	_	Х	—	_	Х	—	—	х		—
5.6448	_	х		_	_	х		_	_	Х	—	_	Х	—	—	х		—
11.2896		Х			_	х	—	_	—	Х	—	_	Х	—	—	х		—
22.5792	—	х		—	—	х	—	—	—	Х	—		Х	—	—	х	—	—
1.024	Х	_		_	Х	—	—	_	Х		—	_		—	—			—
2.048	Х	—			Х	—	—	_	Х	—	—	_	—	—	—			—
4.096	Х	—			Х	—	—	_	Х	—	—	_	—	—	—			—
8.192	Х	—			Х	—	—	_	Х	—	—	_	—	—	—			—
2	Х	—			Х	—	—	_	—	—	—	_	—	—	—			—
3	Х	_	х	Х	_	—	Х	Х	_		Х	_		х	—		Х	—
4	Х	_	_		Х	—	—	—	Х		—	—		—	_	—	—	—
6	Х	_	х	Х	Х	—	Х	Х	_		Х	Х		х	—		Х	—
12	Х	_	Х	Х	Х	—	Х	Х	Х		Х	Х		х	Х		Х	—
24	Х	_	Х	Х	Х	—	Х	Х	Х		Х	Х		х	Х		Х	Х
1.536	Х	—	_	х	Х	—	—	Х	х		—	х		—	Х	—	_	Х
3.072	Х	—	_	х	Х	—	—	Х	х		—	х		—	Х	—	_	Х
6.144	Х	—	—	х	Х	—	—	Х	х		—	Х		—	Х			Х
12.288	Х	—		Х	Х	—		Х	х	_	—	Х	_	—	Х			Х
24.576	Х			Х	Х	—		Х	Х		—	Х		—	Х			Х
9.6	Х	—	—	х	Х	—	—	Х	х		—	Х		—	Х			Х
19.2	Х	—		Х	Х	—	—	Х	х		—	Х		—	х	—	—	Х

Table 4-15. Supported Serial-Port Sample Rates



Fig. 4-30 and Fig. 4-31 show the serial-port clocking architectures.




Figure 4-31. ASP LRCK Architecture

As shown in Fig. 4-32, the LRCK period (FSYNC_PERIOD_LB and FSYNC_PERIOD_UB, see p. 139) controls the number of SCLK periods per frame. This effectively sets the frame length and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from 16 to 4096 SCLK:Fs. If ASP_HYBRID_MODE (see p. 140) is set, the SCLK period multiples must be set to 2 * n * Fs, where $n \in \{8, 9, ..., 2048\}$.




Figure 4-32. ASP LRCK Period, High Width

FSYNC_PULSE_WIDTH_LB and FSYNC_PULSE_WIDTH_UB (see p. 139) control the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from at least one period to at most the LRCK period minus one. That is, the LRCK-high width must be shorter than the LRCK period.

As shown in Fig. 4-33, if 50/50 Mode is enabled (ASP_5050 = 1, see p. 140), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period causes erroneous operation.






Figure 4-33. ASP LRCK Period, High Width, 50/50 Mode

Fig. 4-34 shows how LRCK frame start delay (ASP_FSD, see p. 140) controls the number of SCLK periods from LRCK synchronization edge to the start of frame data.




Figure 4-34. LRCK FSD and SCLK Polarity Example Diagram

4.9.3 Channel Location and Resolution

Each serial-port channel's location and offset is configured through the registers in Table 4-16. Location is programmable in single SCLK-period resolution. If set to the minimum location offset, a channel sends or receives on the first SCLK period of a new frame. Channel size is programmable in 8- to 32-bit byte resolutions. Note that only the S/PDIF port transmits up to 32 bits. ADC and DAC ports are limited to 24 bits and truncate the 8 LSBs of a 32-bit audio stream.



Channel	Resolution	MSB Location	LSB Location
ASP Transmit Channel 1	ASP_TX_CH1_RES	ASP_TX_BIT_CH1_ST_MSB	ASP_TX_BIT_CH1_ST_LSB
ASP Transmit Channel 2	ASP_TX_CH2_RES	ASP_TX_BIT_CH2_ST_MSB	ASP_TX_BIT_CH2_ST_LSB
ASP Receive DAI0 Channel 1	ASP_RX0_CH1_RES	ASP_RX0_CH1_BIT_ST_MSB	ASP_RX0_CH1_BIT_ST_LSB
ASP Receive DAI0 Channel 2	ASP_RX0_CH2_RES	ASP_RX0_CH2_BIT_ST_MSB	ASP_RX0_CH2_BIT_ST_LSB
ASP Receive DAI0 Channel 3	ASP_RX0_CH3_RES	ASP_RX0_CH3_BIT_ST_MSB	ASP_RX0_CH3_BIT_ST_LSB
ASP Receive DAI0 Channel 4	ASP_RX0_CH4_RES	ASP_RX0_CH4_BIT_ST_MSB	ASP_RX0_CH4_BIT_ST_LSB
ASP Receive DAI1 Channel 1	ASP_RX1_CH1_RES	ASP_RX1_CH1_BIT_ST_MSB	ASP_RX1_CH1_BIT_ST_LSB
ASP Receive DAI1 Channel 2	ASP_RX1_CH2_RES	ASP_RX1_CH2_BIT_ST_MSB	ASP_RX1_CH2_BIT_ST_LSB

Table 4-16. ASP Channel Controls

Channel size and location must not be programmed such that channel data exceeds the frame boundary. In other words, channel size and offset must not exceed the expected SCLK per LRCK settings. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. However, an exception exists for the DAI as the same data can be used for both received channels' location, if desired. For an example, see Section 5.1.

Fig. 4-35 shows channel location and size with serial-port double-rate disabled. See ASP_RX1_2FS and ASP_RX0_2FS (p. 166).




Figure 4-35. Example Channel Location and Size, ASP Double Rate Disabled

4.9.4 Isochronous Serial-Port Operation

In Isochronous Mode, audio data can be transferred between the internal audio data paths and a serial port at isochronous frequencies slower than the LRCK frequency. In all cases, the sample rate/LRCK frequency ratio must be one for which there are points at which rising edges regularly align.

Notes: Combining an isochronous audio stream on a channel (or on multiple channels) concurrently with a native audio stream on another channel (or other multiple channels) is not supported.

The S/PDIF port does not support isochronous audio streams.

In Isochronous Mode, if a stream's sample rate does not match the LRCK frequency, it must include nulls, indicated by the negative full-scale (NFS) code (1 followed by 0s) or by adding nonaudio bits (NSB Mode) to the data stream.

SP_RX_NFS_NSBB and SP_TX_NFS_NSBB (see p. 160 and p. 161) select between the NFS and NSB modes.

In NFS Mode, to achieve a desired isochronous output sample rate, a null-insert block adds NFS samples to the output stream. NFS samples input to the null-insert block are incremented and are passed to the output as valid, nonnull samples.

In NSB Mode, a null-insert block adds 8 bits to the data stream and inserts null samples to achieve a desired isochronous output sample rate. Inserted null samples are defined as NFS including the nonaudio bits. NFS samples that are input to the null-insert block are passed as valid, nonnull samples to the output. Valid samples are indicated by a nonzero value in the null sample indicator bit. The null sample indicator bit is globally defined by the SP_RX_NSB_POS (see p. 160) and SP_TX_NSB_POS (see p. 161). Total data stream sample width, including the nonaudio bits, is N + 8 bits. Therefore, the maximum HD audio sample width is 24 bits in NSB Mode.

In NFS Mode, a null-remove block deletes null samples, restoring the stream's original sample rate. NFS samples that are input to the null-remove block are removed from the data stream as invalid, null samples.




In NSB Mode, a null-remove block deletes samples that have a zero null sample indicator bit, restoring the stream's original sample rate. Furthermore, the output data has the least-significant 8 bits of nonaudio data removed. Samples with a zero null sample indicator bit are removed from the data stream as invalid, null samples.

In either NSB or NFS Mode, setting the Tx and Rx rate fields (SP_TX_FS, see p. 161, and SP_RX_FS, see p. 160) matters only if an isochronous mode is selected via SP_TX_ISOC_MODE (see p. 161) and SP_RX_ISOC_MODE (see p. 160). Supported isochronous rates are 48k, 96k, and 192k. The ASPx Tx/Rx rate bits are used only to help determine when to insert/ nulls and to provide the correct f_{SI}/f_{SO} to the SRCs while in Isochronous Mode.

For null-remove operations, the rates do not need to match the actual data rate. Likewise, if data is being rendered or captured at its native rate, these registers have no effect.

As Fig. 4-36 shows, the null-sample bit (NSB) flag may be any bit of the least-significant sample byte. NSB-encoded streams are assumed to contain 8 bits of nonaudio data as the LSB.



ISO null sample indicator bit (selectable, Non-PCM) 1: Normal sample 0: Null sample Other bits are ignored

Figure 4-36. NSB Null Encoding

To send isochronous audio data to a serial port, the data pattern must be such that the LRCK/FSYNC transition preceding any given nonnull sample on the 48-kHz serial port does not deviate by more than one sample period from a virtual clock running at the desired sample rate. Use the following example to determine the data word as it appears on the serial port.

```
error = 0
for each LRCK
    if(error < 1/FLRCK)
        output = <<next sample>>
        error = error + (1/Fs - 1/FLRCK)
    else
        output = NULL
        error = error - 1/FLRCK
```

The null-sample sequences in Table 4-17 result from the example above for common sample rates. This method ensures that the internal receive data FIFO does not underrun or overrun, which would cause audio data loss. Depending on the internal audio data FIFOs' startup conditions and on the serial-port clock-phase relationships, isochronous data sent from a serial port may not adhere to the data patterns in Table 4-17. In all cases, the transmitted audio data rate matches the stream sample rate.

Sample Rate (kHz)	Isochronous Data Pattern for LRCK = 48 kHz
8.000	1 _S 5 _N (repeat)
11.025	[[[1s3nx2]1s4n]x5 1s3n1s4n]x4 [[1s3nx2]1s4n]x4 1s3n1s4n [[[1s3nx2]1s4n]x5 1s3n1s4n]x3 [[1s3nx2]1s4n]x4 1s3n1s4n (repeat)
12.000	1 _S 3 _N (repeat)
16.000	1 _S 2 _N (repeat)
22.05	[[1s1nx6]1n [1s1nx6]1n [1s1nx5]1n]x8 [1s1nx6]1n [1s1nx5]1n (repeat)
24.000	1 _S 1 _N (repeat)
32.000	2 _S 1 _N (repeat)
44.100	[12s1n[11s1n]x2]x3 11s1n (repeat)
48.000	1 _S (repeat)

Table 4-17.	Isochronous	Input Data	Pattern	Examples
-------------	-------------	------------	---------	----------

Note: _N = Null sample, _S = Normal sample

4.9.5 50/50 Mode

Regardless of the state of ASP_LRCK/FSYNC, in 50/50 Mode (ASP_5050 = 1, see p. 140), the ASP can start a frame.



The ASP_ST	P setting (see p. 140) d	etermines which LF	RCK/FSYNC ph	ase starts a frame	in 50/50 Mode, as	follows:
 If ASP_ 	_STP = 0, the frame beg	gins when LRCK/F	SYNC transitior	is from high to low.	See Fig. 4-37.	
LRCK ^X .	STP = 0					
SCLK						
	LOC, x_CHz_LOC)	0 1 2	N/2 - 3 N/2 - 2 N/2 - 1	0 1 2	N/2-3 N/2-2 N/2-1	
·	Previous Sample	Channel y		Channel z		Next Sample
SDIN/SDOUT		x_CHy_LOC = 0, x_CHy_A	P = 0	x_CHz_LOC = 0, x_CHz	<u>-</u> AP = 1	
ļ	Previous Sample	Channel z		Channel y		Next Sample
This dia	-	x_CHz_LOC = 0, x_CHz_A		x_CHy_LOC = 0, x_CHy	_AP = 1	
-	_STP = 1, the frame beg	Figure 4-37. Examp	•	- /	See Fig. 4-38.	
LRC	< x_STP = 1			۲, ۲		
SCLK						
Channel location ind	dex (x_CHy_LOC, x_CHz_LOC)	0 1 2	N/2-3 N/2-2 N/2-	1 0 1 2	N/2 - 3 N/2 - 2 N/2 - 1	
	Previous Sample	Channel y		Channel z		Next Sample
SDIN/SDOUT	г	x_CHy_LOC = 0, x_CHy	/_AP = 1	x_CHz_LOC = 0, x_CH	z_AP = 0	
	Previous Sample	Channel z		Channel y		Next Sample
		<pre>x_CHz_LOC = 0, x_CHz Figure 4-38. Examp</pre>		x_CHy_LOC = 0, x_CH ASP_STP = 1)	y_AP = 0	

In 50/50 Mode, left and right channels are programmed independently to output when LRCK/FSYNC is high or low—that is, the channel-active phase. The active phase is controlled by the $ASP_TX_CHx_AP$ (see p. 165) and $ASP_RXx_CHy_AP$ (see Section 7.22). If x_AP = 1, the respective channel is output if LRCK/FSYNC is high. If x_AP = 0, the channel is output if LRCK/FSYNC is low.

Note: Active phase has no function if 50/50 Mode = 0, ASP_RX0_2FS = 1, or ASP_RX1_2FS = 1.

In 50/50 Mode, the channel location (see Section 4.9.3) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to (N/2) - 1.

4.9.6 Serial Port Status

Each serial port has sticky, write-1-to-clear status bits related to capture and render paths. These bits are described in Section 7.6.4 and Section 7.6.5. Mask bits (Section 7.6.16 and Section 7.6.17) determine whether INT is asserted when a status bit is set. Table 4-18 provides an overview.

If only one data-path direction (render/Tx or capture/Rx) of a serial port is used, the status bits of the unused direction may be set. To prevent spurious interrupts, mask the status bits of unused data path directions and of unused serial ports.

Name	Direction	Description	Register Reference
Request	Rx	Set when too many input buffers request processing at the same time. If all channel	ASPRX_OVLD p. 142
Overload		registers are properly configured, this error status should never be set.	
LRCK Error	Rx	Logical OR of LRCK Early and LRCK Late (see below).	ASPRX_ERROR p. 142

Table 4-18. Serial Port Status



Table 4-18. Serial Port Status (Cont.)

Name	Direction	Description	Register Reference
LRCK Early	Tx/Rx	Set when the number of SCLK periods per LRCK phase (high or low) is less than the expected count as determined by x_LCPR and x_LCHI.	ASPRX_EARLY p. 142 ASPTX_EARLY p. 143
		Note: The Rx LRCK early interrupt status is set during the first receive LRCK early event. Subsequent receive LRCK early events are indicated only if valid LRCK transitions are detected.	
LRCK Late	Tx/Rx	Set when the number of SCLK periods per LRCK phase (high or low) is greater than the	ASPRX_LATE p. 142
		expected count as determined by x_LCPR and x_LCHI.	ASPTX_LATE p. 143
No LRCK	Tx/Rx	Note: Set when the number of SCLK periods counted exceeds twice the value of LRCK	ASPRX_NOLRCK p. 142
		period (x_LCPR) without an LRCK edge. The Tx No LRCK interrupt status is set during	ASPTX_NOLRCK p. 143
		the first instance of a no-transmit LRCK condition. Subsequent no-transmit LRCK conditions are not indicated until after valid LRCK transitions are detected.	
SM Error	Тx	Set if the transmit state machine cannot retrieve data from output buffers (analogous to Rx Request Overload). If all channel registers are properly configured, this status is never set.	
		Note: The interrupt status is set during the first transmit SM error event. Subsequent SM error events are not indicated until after the FIFO exits the overflow state.	

4.9.7 Recommended Serial-Port Power-Up and Power-Down Strategies

Although multiple safeguards and controls are implemented to prevent a run on the FIFOs involved in passing data from the input port to the output port, the following power-up sequence is recommended. Section 5 gives detailed sequences.

- 1. Configure all playback/record channel characteristics—bit resolution, channel select, source (DAI/DAO or SW), native/isochronous, sample rates, etc.
- 2. Power up playback, record path, and ASRCs.
- 3. Release the PDN_ALL bit.
- 4. Power up the serial ports (DAI/DAO).

The following power-down sequence is recommended:

- 1. Power down the playback and record paths.
- 2. Power down the serial ports.

4.10 S/PDIF Tx Port

The S/PDIF output port is integrated to provide a pass-through of encoded (e.g., AC3) or PCM data from the serial audio ports to an external optical driver. The S/PDIF port does not support isochronous audio streams.

4.10.1 S/PDIF Pass-Through Transmission

The CS42L42 S/PDIF transmitter performs pass-through retransmission of stereo samples that are generated on an external device and transported over the TDM or SoundWire port. This transmitter can be programmed to retransmit any two of the 16-, 20-, 24-, or 32-bit S/PDIF encoded samples from the serial port by programming ASP_RX0_CH1_RES (note that this is RX0 Channels 1–4 and RX1 Channels 1 and 2, see p. 167) and SPDIF_RES (see p. 162). The supported S/PDIF rates are 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz and are configured through SPDIF_TX_STAT (see p. 164).

The CS42L42 does not decode or interpret samples chosen for retransmission. Additionally, the S/PDIF path does not incorporate any SRCs in the data path.

When the data source comes from the TDM source, the CS42L42 selects between data from the DAI0 or DAI1 as follows:

- If DAI0, configure SPDIF_CHA_SEL/SPDIF_CHB_SEL (see p. 161) to map any of the four TDM slots (0–3) to the S/PDIF inputs. ASP_RX0_2FS = 0 (see p. 166).
- If ASP_RX1_2FS = 1 (see p. 166), which means there is simultaneous operation on both the TDM and S/PDIF ports at different rates, the S/PDIF transmit port gets data from the DAI1 and ignores data from the DAI0. Channel 0 of DAI1 maps to left channel and Channel 1 of DAI1 maps to right channel.

If the data source comes from the SoundWire port, signals are retimed and passed to the S/PDIF transmit port.



SPDIF_LRCK_SRC_SEL(see p. 138) selects the S/PDIF LRCK source. SPDIF_LRCK_CPOL (see p. 139) sets polarity.

Configuration bits mentioned above must be programmed before powering up the DAI ports and the S/PDIF transmit port.

4.10.2 S/PDIF, Headphone, and ADC Simultaneous Clocking Configuration

S/PDIF transmission requires an SCLK of 128 x Fs supplied either from the ASP_SCLK/SWIRE_CLK input pin or from the internal fractional-N PLL. When operating the S/PDIF transmitter with no other data converters enabled, the source of the transmission clock is freely chosen between the input pin and the PLL. When simultaneous operation of the data converters and the S/PDIF transmitter is desired, a 128 x Fs clock must be supplied from the ASP_SCLK/SWIRE_CLK input. Table 4-19 describes the supported clocks for simultaneous operation.

LRCK (kHz)	S/PDIF	HP (Isochronous)	HSIN (Isochronous)	SCLK (MHz)	PLL Output (MHz)
48	48	8, 11.025, 12, 16, 22.05, 24, 32, 44.1	8,11.025, 12, 16, 22.05, 24, 32, 44.1	6.144, 12.288, 24.576	12.288, 24.576
48	2 x 48 1		16, 22.05, 24, 32, 44.1, 48	12.288, 24.576	12.288, 24.576
96	96	48, 88.2			
96	2 x 96 1	32, 44.1, 48, 88.2, 96	32, 44.1, 48	24.576	24.576
192	192				
Fs	Fs	Fs (Native)	Fs (Native)	128xFs	11.2896, 12.288, 22.8796, 24.576 MHz
	2 x Fs ¹				

1.ASP_RX1_2FS = 1.

For proper S/PDIF signal timing, the divide factor, selected with SPDIF_CLK_DIV (see p. 138), must be chosen by using the following formula:

Divide factor = $MCLK_{INT}/(128 \times Fs)$

(where Fs is the data rate to the S/PDIF block and not the external LRCK)

For example, for an S/PDIF output Fs of 192 kHz, 128 X 192 kHz = 24.576 MHz. If ASP_SCLK is 24.576 MHz, the divide factor must be 1 (SPDIF_CLK_DIV = 000).

Note: Due to SPDIF_CLK_DIV being limited to 1, 2, 3, 4, and 8, a 32-kHz S/PDIF Fs is not supported with a 24.576-MHz ASP_SCLK/SWIRE_CLK.

4.10.3 Interface Formats

This section describes the frame and subframe formats, channel coding, and Keep-Alive Mode.

4.10.3.1 Frame Format

A frame (see Fig. 4-39) is uniquely composed of two subframes (see Fig. 4-40). Samples taken from both channels are transmitted by time multiplexing in consecutive subframes. The first subframe normally starts with Preamble M; however, to identify the start of the block structure used to organize the channel status information, the preamble changes to B once every 192 frames. The second subframe always begins with Preamble W.

The frame format is the same for one- and two-channel operations. Data is carried in the first subframe and may be duplicated in the second. If the second subframe does not carry duplicate data, the validity flag (Time Slot 28) must be set to Logic 1.






Figure 4-39. S/PDIF Frame Format

4.10.3.2 Subframe Format

Each subframe is divided into 32 time slots, numbered 0–31, as shown in Fig. 4-40.





Figure 4-40. Subframe Format (Linear PCM Application)

4.10.3.3 Channel Coding

To minimize DC buildup on the transmission line, to facilitate clock recovery from the data stream, and to make the interface insensitive to the polarity of connections, Time Slots 4–31 are encoded in biphase mark.

Each bit to be sent is represented by a symbol comprising two consecutive binary states. The first state is always different from the second state of the previous symbol. The second state is identical to the first if the bit to be sent is Logic 0, but it is different if the bit is Logic 1 (see Fig. 4-41).



4.10.3.4 Keep-Alive Mode

The Keep-Alive Mode in the S/PDIF transmitter output is used to force a valid S/PDIF stream (clocking and status information without data bits) to be output from the SPDIF_TX pin while the system is in a low power state. This allows an external S/PDIF receiver to remain locked to the S/PDIF stream from the CS42L42 and resume playback without delay if an output stream is later opened. The status information is provided according to the channel status bits in Table 4-20. The state of the SPDIF_TX pin depends on SPDIF_TX_DIGEN (see p. 164) and SPDIF_TX_PDN (see p. 163). Table 4-20 shows all control-bit combinations and the resulting state of the SPDIF_TX pin. Note that SPDIF_TX_KAE (see p. 163) has no function in the Keep-Alive Mode on the CS42L42.

SPDIF_TX_DIGEN (see p. 163)	SPDIF_TX_PDN (see p. 163)	SPDIF_TX
x	1	Off (drive low)
0	0	Clock + status
1	0	Clock + status + data

4.11 Sample-Rate Converters (SRCs)

SRCs bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the following:

- Two ASP input channels (Channels 1 and 2). The other two ASP input channels are used for S/PDIF transmit and bypass the SRC.
- One ASP output channel (Channel 1).
- Two SoundWire input channels (Channels 1 and 2). The other two SoundWire input channels are used for S/PDIF transmit and bypass the SRC.
- One SoundWire output channel (Channel 1)
- SRCs are bypassable by setting either SRC_BYPASS_DAC (see p. 130) or SRC_BYPASS_ADC.

An SRC's digital-processing side (as opposed to its serial-port side) connects to the ADC or DAC. Multirate DSP techniques are used to up-sample incoming data to a very high rate and then down-sample to the outgoing rate. Internal filtering is designed so that a full-input audio bandwidth of 20 kHz is preserved if the input and output sample rates are at least 44.1 kHz. If the output sample rate becomes less than the input sample rate, the input is automatically band limited to avoid aliasing artifacts in the output signal.

The following restrictions must be met:

- The F_{so}-to-F_{si} ratio must be no more than 1:6 or 6:1. For example, if the DAC is at 48 kHz, the input to the SRC must be at least 8 kHz.
- SRC operation cannot be changed on-the-fly. Before changing the SRC operation (e.g., changing SRC frequencies or bypassing or adding the SRCs), the user must follow the power sequences provided in Section 4.9.7.
- The MCLK frequency must be as close as possible to, but not less than the minimum SRC MCLK frequency, MCLK_{MIN}, which must be at least 125 times the higher of the two sample rates (F_{SI} or F_{SO}).

For example, if F_{so} is 48 kHz and F_{SI} is 32 kHz, the MCLK must be as close as possible to, but not less than, an MCLK_{MIN} of 6.0 MHz. The MCLK frequency for the SRCs is configured through CLK_IASRC_SEL (see p. 141) and CLK_OASRC_SEL (see p. 141).

Table 4-21 shows settings for the supported sample rates and corresponding MCLK_{INT} frequencies.

Fsint		Serial Port Sample Rate (kHz)																
(kHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
44.1	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10
48	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10

Table 4-21. Supported Sample Rates and Corresponding MCLKINT Encodings

Note: SRC MCLKINT Freq= 00 (6 MHz), 01 (12 MHz), 11 (24 MHz), configured in CLK_IASRC_SEL (see p. 141) and CLK_OASRC_SEL (see p. 141)

Jitter in the incoming signal has little effect on rate-converter dynamic performance. It does not affect the output clock.

A digital PLL continually measures the heavily low-pass-filtered phase difference and the frequency ratio between input and output sample rate clocks. It uses the data to dynamically adjust coefficients of a linear time-varying filter that processes a synchronously oversampled version of the input data. The filter output is resampled to the output sample rate.

For input serial ports, input and output sample-rate clocks are respectively derived from the external serial-port sample clock (x_LRCK) and the internal Fs clock. For output serial ports, they are derived in reverse order. FS_EN (see p. 140) must be set according to the F_{SI} or F_{SO} SRC sample rates.

Minimize the SRCs' lock time by programming the serial-port interface sample rates into the x_FS registers (see Section 7.18.2 and Section 7.18.1). If the rates are unknown, programming these registers to "don't know" would likely increase lock times. Proper operation is not assured if sample rates are misprogrammed.

4.12 Headset Interface

The headset interface, shown in Fig. 4-42, is a collection of low-power circuits within the CS42L42's ADC data path. It provides an intelligent interface to an external headset. It also communicates with an applications processor to relay command and status information.

The headset communicates to the interface by shorting its mic line to ground (via the S0 button)



The interface generates HSBIAS, a programmable ultrahigh PSRR headset bias output for an external microphone. A low-voltage headset bias supply (VP = 3.0–3.2 V range) mode is supported. Signaling to the headset to set its operating voltage is facilitated via the bias output

Audible transients that would occur as certain headset plugs are unplugged are minimized by using the headset bias Hi-Z feature Split digital-power domains (VD_FILT and VP) within the headset interface support an ultralow-power standby mode where only the VP supply is used. An output signal may be used to tell the system to wake from its low-power state when a headset plug is inserted or removed or a mic short event (S0 button press) occurs. The interface may be reset by three types of resets with progressively less effect.




Figure 4-42. Headset Interface Block Diagram

The control port includes registers that source individually maskable interrupts. Event-change debouncing is used to filter applicable status registers. Shadow registering can record multiple events allowing for less frequent register reading. Latchable duplicate registers are used to pass information to the Standby Mode supply domain.

Notes:

- If HSBIAS is Hi-Z, the headset interface is in an invalid mode.
- PDN_ALL must not be set if any of this following is true:
 - —Normal Mode is selected (DETECT_MODE \neq 00).
 - -Mic DC-level detection is enabled (PDN_MIC_LVL_DETECT = 0; see p. 152).
 - -HS bias sense detection is enabled (HSBIAS_SENSE_EN = 1; see p. 150).



4.13 Headset Type Detect

The CS42L42 can detect whether headset Pins 3 and 4 are either the mic or ground signal and can set the appropriate connections via internal switches, as shown in Fig. 4-43.




Figure 4-43. Headset Type Detect—Overview

External switches can improve system cross-talk performance by providing a lower impedance path to ground for HP and mic currents. In this case, minimize the impedance from the connection to the headset connector to ground through the external switches. This includes any switch, trace, and series filter impedance.

4.13.1 Headset-Type Detection

Operation of the headset-detect circuit is determined by the HSDET_CTRL setting (see p. 137), described as follows:

If HSDET_CTRL = 00 or 01, any internal switches can be set manually via the headset switch control bits (SW_x_y, see Section 7.4.13).



• If HSDET_CTRL = 10 or 11, the SW_x_y bits do not affect the state of the internal switches.

These settings are stored in the VP power domain, so that the switches remain correctly configured, even if the VCP, VL, VA, or VD_FILT supplies are powered off. The HSDET logic and status bits are stored in the VD_FILT power domain.

To prevent audible pop/clicks in the HPs, it may be desirable in some applications to precharge the HSBIAS and HSBIAS_ FILT capacitors before setting the switches to their final values. Set SW_HSB_HS3/4 and SW_HSB_FILT_HS3/4 to minimize transients at the HPs associated with charging capacitors. After the capacitors are charged, the switches can be changed to their desired states.

Note that headset S0 button-detect features are not available until internal switches have been configured. Also, depending on the headset type detected, switch settings, and board connections, it may be necessary to set ADC_INV (see p. 155) to have the proper signal polarity. Section 5 provides a recommended headset-type detection sequence.




Figure 4-44. Automatic Headset Detect Flowchart

 Table 4-22.
 Automatic Headset Detect Decode

HSDET TYPE		Headset Plu	g		DC Test Comparator Results ¹				
	Pin 1	Pin 2	Pin 3	Pin 4	HSDET_TYPE 1 Switch State	HSDET_TYPE 2 Switch State			
1	Left audio	Right audio	GND	MIC	High	Low			
2	Left audio	Right audio	MIC	GND	Low	High			
3	Left audio	Right audio	GND	GND	Low	Low			
4		Optical			High	High			

1. After performing an automatic headset-detection sequence, the output of the headset comparators may not be valid even if switch configurations are correct for a given plugged-in headset type.

Table 4-23. Headset Type Detect—Switch States after Autodetection (0 = Switch Open; 1 = Switch Closed)

	SW_							
HSDET_TYPE	REF_		HSB_	FILT_	HS	В_	GNDHS_	
	HS3	HS4	HS3	HS4	HS3	HS4	HS3	HS4
1	1	0	1	0	0	1	1	0
2	0	1	0	1	1	0	0	1
3	1	1	1	1	0	0	1	1
4	1	0	1	0	0	1	1	0

4.14 Plug Presence Detect

The CS42L42 uses TIP_SENSE and RING_SENSE to detect plug presence. The sense pins are debounced to filter out brief events before being reported to the corresponding presence-detect bit and generating an interrupt if appropriate.

4.14.1 Plug Types

The plug-sense scheme supports the following plug types:

• Tip–Ring–Sleeve (TRS)—Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring connector used for HPOUTB, and a sleeve connector used for HSGND.



- Tip-Ring-Ring-Sleeve (TRRS)—Like TRS, with an additional ring connector for the HSIN connection. There are two common pinouts for TRRS plugs:
 - One uses the tip for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for HSIN.
 - OMTP, or China, headset, which swaps the third and fourth connections, so that the second ring carries HSIN and the sleeve carries HSGND.

4.14.2 Tip-Sense/Ring-Sense Methods

The following methods are used to detect the presence or absence of a plug:

- Tip sense (TS)—A sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating.
 If a plug is inserted, the pin is shorted to the tip (T) terminal. The tip is sensed by having a small current source in the device pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, the sense pin is assumed to be pulled low via clamps at the HP amp output when it is in power down. If the HP amp is running, the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.
- Inverted tip sense (ITS)—Like tip sense, but with a connector whose sense pin is shorted to the tip terminal if the plug is removed and is left floating if it is inserted. Therefore, a low level at the sense pin indicates plug removed and a high level at the sense pin indicates plug inserted. Inversion is controlled by the following:

— The invert (TIP_SENSE_INV, p. 152), which goes to the analog and affects a number of other features.

- The tip-sense invert (TS_INV, p. 136), which affects only the configuration bits in Section 6.5.
- Ring sense (RS)—Like tip sense, except that the sense pin is shorted to the second ring terminal (HS3) when a plug
 with a metal barrel (TRS or TRSS) is inserted, and floating when a plug with a plastic barrel (OPT) is inserted or the
 plug is removed. If a metal plug is inserted and the sense pin is shorted to HS3, it is assumed that the sense pin is
 pulled low (to HSGND) or below a certain threshold (to HSBIAS) via switches in the HS type-detect block. As a
 result, a low level at the sense pin indicates metal plug inserted and a high level at the sense pin indicates plug
 removed (plastic plug inserted or plug removed).
- Inverted ring sense (IRS)—Like ring sense, except that the connector is constructed such that the sense pin is shorted to the second ring terminal (HS3) when the plug is removed and is left floating when it is inserted. Therefore, a low level at the sense pin indicates *plug removed*; a high level indicates *metal or plastic plug inserted*.

4.14.3 Ring-Sense Configuration

The RING_SENSE pin can be used as a ground sense for the connected plug if the inserted plug is determined to be of type TRS or TRRS. If the RING_SENSE pin is used as a ground reference, the impedance between the RING_SENSE plug connector and the plug degrades the common-mode rejection of the output, which in turn affects output offset, step deviation, and pop/click attenuation. The CS42L42 includes a RING_SENSE impedance-detection circuit to aid in the decision to use the RING_SENSE input pin as a HP ground reference.

The impedance-detection circuit can be activated to test whether plug-connector-to-plug impedance exceeds ~1 k Ω . RS_TRIM_T (see p. 134) determines the detection threshold. Pull-up resistance is controlled by the bits shown in Table 4-24.

RING_SENSE_PU_HIZ (see p. 134)	RS_TRIM_R (See p. 134)	Nominal Pull-Up Resistance
0	X	16.2 kΩ
1	0	2.25 MΩ
1	1	1.125 MΩ

Table 4-24. Threshold Detection



4.14.4 Tip-Sense and Ring-Sense Debounce Settings

Fig. 4-45 shows the tip-sense and ring-sense controls and the associated interrupt, status, and mask registers.




Figure 4-45. Tip-Sense and Ring-Sense Controls

The tip-and ring-sense debounce register fields behave and interact as follows:

- TS_UNPLUG_DBNC. Shows tip sense status after being unplugged with the associated debounce time.
- TS_PLUG_DBNC. Shows tip sense status after being plugged in with the associated debounce time.
- RS_UNPLUG_ DBNC. Shows ring sense status after being unplugged with the associated debounce time.
- RS_PLUG_DBNC. Shows the ring sense status after being plugged in with the associated debounce time.

Note: TS_INV must be set to have TS_PLUG/TS_PLUG_DBNC status match TIP_SENSE_PLUG status.

The debounce bits are described in Section 7.4.10. Multiple debounce settings can be configured for insertion, removal, ring sense, and tip sense:

- TIP_SENSE_DEBOUNCE (see p. 152) controls the tip-sense removal debounce time.
- TS_FALL_DBNCE_TIME and TS_RISE_DBNCE_TIME (see p. 136) and RS_FALL_DBNCE_TIME and RS_ RISE_DBNCE_TIME (see p. 135) settings configure the corresponding debounce times.

4.14.5 Setup Instructions

The following steps are required to activate the tip-/ring-sense debounce interrupt status:

- 1. Clear PDN_ALL (see p. 133).
- 2. Set TIP_SENSE_EN (see p. 151) for analog front-end of tip sense.
- 3. Set LATCH_TO_VP (see p. 152) to latch analog controls into analog circuits.
- 4. Set RING_SENSE_PDNB (see p. 134) to enable debounce block for ring sense plug/unplug.
- 5. Write TIP_SENSE_CTRL (see p. 151) to 01 or 11 to enable debounce for tip sense plug/unplug.
- 6. Clear interrupt masks (0x1320, see Section 7.6.22).



Interrupt status (see Section 7.6.12) does not contain an event-capture latch—a read always yields the current condition.

Table 4-25 describes the plug/unplug status for both tip and ring.

Plug Status	Unplug Status	Interpretation
0	0	Tip is fully unplugged/not present
1	0	Reserved
0	1	Tip connection is in a transitional state
1	1	Tip is fully plugged/present

Table 4-25. Tip and Ring Plug/Unplug Status

4.14.6 Plug-Sense Gating

In some configurations, the presence of an optical plug can be determined only by the presence, or absence, of an associated plug. In the common combo plug implementation, the receptacle can accommodate either a headphone (TRS/ TRRS) or an S/PDIF (OPT) connector. However, if ring sense is used to distinguish between two jacks, the absence of any plug may be falsely interpreted as the presence of an optical plug. Likewise, if the optical plug has a metal tip and tip sense is used to determine the presence of a TRS/TRSS plug, the presence of an optical plug may also be falsely interpreted as the presence of a transformer of an optical plug may also be falsely interpreted as the presence of a transformer of an optical plug may also be falsely interpreted as the presence of a headphone plug.

To lessen those constraints, TS_RS_GATE (p. 135) can be used to apply the following gating rules, as would be appropriate for a combo plug:

- RING_SENSE present is asserted only if both RING_SENSE detected and TIP_SENSE detected are true.
- TIP_SENSE present is not asserted if RING_SENSE detected is true.

TIP_SENSE- and RING_SENSE-detected states are derived as usual and already consider inversion. Table 4-26 shows how TIP_SENSE- and RING_SENSE-present states are determined afterwards and represent what is passed to the host.

TS_RS_GATE (see p. 135)	TIP_SENSE Detected	RING_SENSE Detected	TIP_SENSE Present (TS_PLUG_DBNC = 0, see p. 136)	RING_SENSE Present (RS_PLUG_DBNC = 0, see p. 136)
0	0	0	F	F
0	0	1	F	Т
0	1	0	Т	F
0	1	1	Т	Т
1	0	0	F	F
1	0	1	F	F (Gating prevents a false-positive pin presence.
1	1	0	Т	F
1	1	1	F (Gating prevents a false-positive pin presence.)	Т

Table 4-26. Plug Sense Gating

4.15 Power-Supply Considerations

Because some power supply combinations can produce unwanted system behavior, note the following:

- Control-port transactions can occur 1 ms after VP, VD_FILT, VCP, and VL exceed the minimum operating voltage.
- If VP supply is off, it is recommended that all other supplies are also off. VP must be the first supply turned on.
- RESET must be asserted until VP is valid.
- If VD_FILT is supplied externally (DIGLDO_PDN = GND), VL must be supplied before VD_FILT.
- VA, VL, and VCP can come up in any order.
- Due to the VD_FILT POR, VD_FILT must be turned off before VA, VL, or VCP are turned off; otherwise, current could be drawn from supplies that remain on.

Table 4-27 shows the maximum current for each supply when VP is on, but other supplies are on or off (all clocks are off and all registers are set to default values, i.e., reset).



Table 4-27. Typical Leakage Current during Nonoperational Supply States (with VP Powered On)

Supply			Current (µA)				Notes
VCP	VA	VL	I _{Vp}	I _{VCP}	IVA	I _{VL}	Notes
Off	Off	On	25	0	0	328	—
Off	On	Off	14	0	0	0	VA may source or sink current
Off	On	On	25	0	0	328	VA may source or sink current
On	Off	Off	14	0	0	0	—
On	Off	On	25	0	0	328	—
On	On	Off	14	0	0	0	VA may source or sink current
On	On	On	25	0	0	328	—

Notes: • Values shown reflect typical voltage and temperature. Leakage current may vary by orders of magnitude across the maximum and minimum recommended operating supply voltages and temperatures listed in Table 3-2.

• Test conditions: Clock/data lines are held low, RESET is held high, and all registers are set to their default values.


Table 4-28 shows requirements and available features for valid power-supply configurations.

Configuration	Notes
On: VP	Limited set of headset plug-detect and WAKE output features, see Section 4.12 and Section 4.13.
Off: VD_FILT = VCP = VL = VA	
On: VP = VL	Limited set of headset plug-detect and WAKE output features, see Section 4.12 and Section 4.13.
Off: VD_FILT = VCP = VA = OFF	Digital I/O ESD diodes are powered to prevent conduction in pin-sharing applications.
On: VP = VD_FILT = VCP = VL = VA	Full chip functionality

Table 4-28. Valid Power-Supply Configurations

4.15.1 VP Monitor

The CS42L42 voltage comparator monitors the VP power supply for potential brown-out conditions due to power-supply overload or other fault conditions. To perform according to specifications, VP is expected to remain above 3.0 V at all times. The VP monitor is enabled by setting VPMON_PDNB (see p. 134) and must be powered up after VP is above 3.0 V to eliminate erroneous faulty condition detection. Fig. 4-46 shows the behavior of the VP monitor.



The following describes the VP monitor behavior with respect to the voltage level:

- If VP drops below 3.0 V, HSBIAS, HP output, RING_SENSE, and TIP_SENSE performance may be compromised.
- If VP drops below 2.6 V, the VPMON_TRIP status bit is set (see p. 145). An interrupt is triggered if M_VPMON_ TRIP = 0 (see p. 148). This bit must be unmasked/enabled only if VP is above the detection-voltage threshold. It must be masked/disabled by default to eliminate erroneous interrupts while VP is ramping or is known to be below the threshold voltage.
- A brown-out condition remains until VP returns to a voltage level above 3.0 V.
- The VP monitor circuit becomes unreliable at VP levels below 2.4 V as it may trigger a power-on reset sequence by the device.
- The VP monitor is intended to detect slow transitioning signals about the 2.6-V threshold. Pulses of short duration are filtered by the monitor and may not trigger at the 2.6-V threshold, but at a value much lower than expected.



4.16 Control-Port Operation

Control-port registers are accessed through the I²C or SoundWire interfaces, allowing the codec to be configured for the desired operational modes and formats. Accessing the control-port registers is mutually exclusive to the I²C port or SoundWire port, depending on the SWIRE_SEL configuration (see Table 1-1). Because the SWIRE_SEL logic state is latched at POR, dynamic switching between SoundWire and I²C control is not supported.

4.16.1 I²C Control-Port Operation

The I²C control port can operate completely asynchronously with the audio sample rates. However, to avoid interference problems, the I²C control port pins must remain static if no operation is required.

The control port uses the I²C interface, with the codec acting as a slave device. The I²C control port can operate in the following modes, which are configured through the I²C debounce register in Section 7.3.12:

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s.
- **Note:** ASP_SCLK is not required to be on when the control port is accessed, for state machines affected by register settings to advance.

SDA is a bidirectional data line. Data is clocked into and out of the CS42L42 by the SCL clock. Fig. 4-47–Fig. 4-50 show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA while the clock is high. All other SDA transitions occur while the clock is low.

The register address space is partitioned into 8-bit page spaces that each comprise up to 127 8-bit registers. Address 0x00 of each page is reserved as the page indicator, PAGE. Writing to address 0x00 of any page changes the page pointer to the address written to address 0x00.

To initiate a write to a particular register in the map, the page address, 0x00, must be written following the chip address. Subsequent accesses to register addresses are treated as offsets from the page address written in the initial transaction. To change the page address, initiate a write to address 0x00. To determine which page is active, read address 0x00.




Figure 4-47. Control-Port Timing, I²C Write of Page Address

The first byte sent to the CS42L42 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write) in the LSB. To communicate with the CS42L42, the chip address field must match 1_0010, followed by the state of the AD1 and AD0 pins.

Note: Because AD0 and AD1 logic states are latched at POR, dynamic addressing is not supported.

If the operation is a write, the next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers.



Each byte is separated by an acknowledge (ACK) bit, which the CS42L42 outputs after each input byte is read and is input to the CS42L42 from the microcontroller after each transmitted byte.

For write operations, the bytes following the MAP byte are written to the CS42L42 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. Note that, while writing, any autoincrementing block accesses that go past the maximum 0x7F address write to address 0x00—the page address. The writes then continue to the newly selected page. Fig. 4-48 shows a write pattern with autoincrementing.




Figure 4-48. Control-Port Timing, I²C Writes with Autoincrement

For read operations, the contents of the register pointed to by the last received MAP address, plus however many autoincrements have occurred, are output in the next byte. While reading, any autoincrementing block access that goes past the maximum 0x7F address wraps around and continues reading from the same page address. Fig. 4-49 shows a read pattern following the write pattern in Fig. 4-48. Notice how read addresses are based on the MAP byte from Fig. 4-48.




Figure 4-49. Control-Port Timing, I²C Reads with Autoincrement

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see Fig. 4-50). Here, a write operation is aborted (after the ACK for the MAP byte) by sending a Stop condition.






Figure 4-50. Control-Port Timing, I²C Reads with Preamble and Autoincrement

The following pseudocode illustrates an aborted write operation followed by a single read operation, assumes page address has been written. For multiple read operations, autoincrement would be set to on (as shown in Fig. 4-50).

```
Send start condition.
Send 10010(AD1)(AD0)0 (chip address and write operation).
Receive acknowledge bit.
Send MAP byte, autoincrement off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010(AD1)(AD0)1 (chip address and read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
```

4.17 Reset

The CS42L42 offers the reset options described in Table 4-29.

Reset Cause		Result		
Device hard reset	Asserting RESET	If RESET is asserted, all registers (both VP and VD_FILT domains) and all state machines are immediately set to their defaults. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.		
		Note: Table 4-30 lists how this reset affects SoundWire registers.		
held in reset, setting them to their default v		If VD_FILT is lower than the POR threshold, the VD_FILT register fields and the state machines are held in reset, setting them to their default values/states. This does not reset the VP registers. The POR releases the reset when the VD_FILT supply goes above the POR threshold.		
		VL and VA supplies must be turned at the same time the VD_FILT supply is turned on.		
		Note: Table 4-30 lists how this reset affects SoundWire registers.		
Force reset (SoundWire defined)	Setting FORCE_ RESET	Setting FORCE_RESET (see p. 119) asserts a SoundWire Hard Reset, described in Table 4-30. After a FORCE_RESET, the master must issue a reboot command (set SFT_RST_REBOOT; see p. 162) and wait for 2.5 ms.		
Bus reset (SoundWire defined)	Master driving 4096 Logic 1s	Bus reset asserts a SoundWire Hard Reset, described in Table 4-30. After a bus reset, the master must issue a reboot command (set SFT_RST_REBOOT; see p. 162) and wait for 2.5 ms.		
Clock stop mode reset (SoundWire defined)	Exit clock stop; CLOCK_STOP_ MODE = 1.	Clock Stop Mode reset asserts a SoundWire Hard Reset, described in Table 4-30. After the clock is restarted, the master must issue a reboot command (set SFT_RST_REBOOT; see p. 162) and wait for 2.5 ms.		
		Note: The MIPI SoundWire specification refers to this as a <i>ClockStopMode1</i> reset source and uses <i>ClockStopMode0</i> to refer to the operation when CLOCK_STOP_MODE = 0 (see p. 120).		
Sync loss reset (SoundWire defined)	Loss-of-frame synchronization	Sync loss does not reset debug related SoundWire status bits as the other resets do. Disables active serial data paths. Occurs when sync loss errors result in detachment from the bus. See Table 4-30.		

Table 4-29. Reset Summary



Table 4-30 describes the effects of resets on register fields. The SoundWire Slave IP supports asynchronous resets, whose effects are described in Table 4-30.

Registers	POR/Device Hard Reset	SoundWire Hard Reset ¹	SoundWire Synchronization Loss Reset
SCP/DPn interrupt mask (Sections 7.1.2, 7.1.14, 7.1.16, and 7.2.2) CURRENT_BANK in the SCP control register (Section 7.1.3) SCP device number (Section 7.1.5) Memory access status (Section 7.1.17) Memory read last address 0 and 1 (Section 7.1.20) INVERT_BANK bit in DPn Port control registers (Section 7.2.3) DPn channel prepare status (Section 7.2.5) DPn channel enable (Section 7.2.7)	Reset to default	Reset to default	Reset to default
SCP/DP <i>n</i> /general interrupt status (Section 7.1.1, Section 7.2.1, Section 7.1.13, Section 7.1.15)	Reset to default	Reset to default	Not reset
All other SoundWire registers (address range below 0x1000)	Reset to default	Not reset	Not reset
Non-SoundWire registers (address range 0x1000 and above)	Reset to default	Reset to default	Not reset

Table 4-30. Register Resets

1.Bus reset, setting FORCE_RESET bit, or on exit from Clock Stop Mode if CLOCK_STOP_MODE is set. See Table 4-29.

4.18 Interrupts

The following sections describe the CS42L42 interrupt implementation.

4.18.1 SoundWire Interrupts

The SoundWire interrupt mechanism allows SoundWire slaves to alert the SoundWire master to abnormal events or error conditions. SoundWire interrupts are implemented as defined by the SoundWire Specification. Their statuses are combined into an interrupt status reported on the SoundWire bus, through the SoundWire General Interrupt Status 1 register; see Section 7.1.13). If this register indicates the presence of an interrupt condition, software must examine the standard interrupts to determine the source.

 Table 4-31 lists the SoundWire interrupts and corresponding mask registers. Note that, unlike other interrupts

 implemented on the CS42L42, SoundWire interrupt mask bits are masked if cleared, rather than if set.

Interrupt Source State	Interrupt Mask Register		
Section	Name		
	SCP Interrupt Status 1 (Section 7.1.1) General Interrupt Status 1 (Section 7.1.13)	SCP Interrupt Mask 1 (Section 7.1.2) General Interrupt Mask 1 (Section 7.1.14)	
Section 7.2, "SoundWire Data Port (1–3) Descriptions"	DPn Interrupt Status (Section 7.2.1)	DPn Interrupt Mask (Section 7.2.2)	

4.18.2 Standard Interrupts

The interrupt output pin, INT, is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. Table 4-32 lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but INT is not affected.

Once asserted, INT remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear: Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.

To clear status bits set due to initiation of a path or block, the status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking previously set status bits causes assertion of INT.



Table 4-32. Interru	pt Status Registers and	Corresponding Mask R	eaisters—0x13

Interrupt Source Status Register	Interrupt Mask Register
ADC Overflow Interrupt Status (Section 7.6.1)	ADC Overflow Interrupt Status (Section 7.6.1)
Mixer Interrupt Status (Section 7.6.2)	Mixer Interrupt Mask (Section 7.6.14)
SRC Interrupt Status (Section 7.6.3)	SRC Interrupt Mask (Section 7.6.15)
ASP RX Interrupt Status (Section 7.6.4)	ASP RX Interrupt Mask (Section 7.6.16)
ASP TX Interrupt Status (Section 7.6.5)	ASP TX Interrupt Mask (Section 7.6.17)
Codec Interrupt Status (Section 7.6.6)	Codec Interrupt Mask (Section 7.6.18)
Detect Interrupt Status 1 (Section 7.6.7)	Detect Interrupt Mask 1 (Section 7.9.10)
SRC Partial Lock Interrupt Status (Section 7.6.9)	SRC Partial Lock Interrupt Mask (Section 7.6.19)
VP Monitor Interrupt Status (Section 7.6.10)	VP Monitor Interrupt Mask (Section 7.6.20)
PLL Lock Interrupt Status (Section 7.6.11)	PLL Lock Mask (Section 7.6.21)
Tip/Ring Sense Plug/Unplug Interrupt Status (Section 7.6.12)	Tip/Ring Sense Plug/Unplug Interrupt Mask (Section 7.6.22)

Note, however, that if INT is configured to operate in Short-Detect Mode (DETECT_MODE = 1, see the DETECT_MODE setting on p. 152), interrupt detection is otherwise disabled.

- If set to short-detect only, INT is dedicated to the short-detection block of the headset interface; no other sources can trigger assertion of INT
- If set to inactive (DETECT_MODE = 00) Normal Mode (DETECT_MODE = 11), INT responds to any unmasked interrupt status event.
- After exiting Short-Detect Mode, previously asserted interrupt sources may generate additional interrupts. To avoid unwanted interrupts, clear the interrupt sources before exiting Short-Detect Mode.
- Note: Setting PDN_ALL clears all interrupts, unless PDN_MIC_LVL_DETECT = 0 and/or HSBIAS_SENSE_EN = 1, DETECT_MODE ≠ 00, and an interrupt has occurred. To clear an interrupt, clear DETECT_MODE.

As Table 4-33 indicates, interrupt sources are categorized into two groups:

- Condition-based interrupt source bits are set when the condition is present and they remain set until the register is read and the condition that caused the bit to assert is no longer present.
- Event-based interrupt source bits are cleared when read. In the absence of subsequent source events, reading one of these status bits returns a 0.

Group	Status Registers	Interrupt Source Type
Tip sense and ring sense debounce (see	TS_UNPLUG_DBNC	Event
Section 7.4.10)	TS_PLUG_DBNC	Event
	RS_UNPLUG_DBNC	Event
	RS_PLUG_DBNC	Event
ADC (see Section 7.6.1)	ADC_OVFL	Event
Mixer Interrupt	EQ_BIQUAD_OVFL	Event
(see Section 7.6.2)	EQ_OVFL	Event
. ,	MIX_CHA_OVFL	Event
	MIX_CHB_OVFL	Event
Serial port	ASPRX_OVLD	Event
(see Section 7.6.3, Section 7.6.4, and	ASPRX_ERROR	Event
Section 7.6.5)	ASPRX_LATE	Event
	ASPRX_EARLY ¹	Event
	ASPRX_NOLRCK 1	Condition
	ASPTX_SMERROR ¹	Event
	ASPTX_LATE	Event
	ASPTX_EARLY	Event
	ASPTX_NOLRCK	Condition
	SRC_OUNLK	Condition
	SRC_IUNLK	Condition
	SRC_OLK	Condition
	SRC_ILK	Condition
Global (see Section 7.6.6)	HSDET_AUTO_DONE	Event
	PDN_DONE	Condition

 Table 4-33.
 Interrupt Source Types



Group	Status Registers	Interrupt Source Type
Headset (see Section 7.6.7 and Section 7.6.8)	HSBIAS_SENSE TIP_SENSE_PLUG TIP_SENSE_UNPLUG DETECT_TRUE_FALSE DETECT_FALSE_TRUE SHORT_RELEASE SHORT_DETECTED	All are events.
DAC and ADC (see Section 7.6.9)	DAC_LK ADC_LK	Condition Condition
VP monitor (see Section 7.6.10)	VPMON_TRIP	Condition
PLL (see Section 7.6.11)	PLL_LOCK	Condition
Tip sense and ring sense plug/unplug status (see <u>Section 7.6.12</u>)	TS_UNPLUG TS_PLUG RS_UNPLUG RS_PLUG	Events. Although a true event interrupt clears when read, these dynamically reflect the state of the debounced input signal.

Table 4-33. Interrupt Source Types (Cont.)

1. Reading this bit following an early LRCK/SM error/no LRCK returns a 1. Subsequent reads return a 0. Valid LRCK transitions or exiting the transmit overflow condition rearms the detection of the corresponding event. See Table 4-18 for details.

4.19 FILT+ Operation

FILT+ provides the internal voltage reference for the A/D and D/A converters. When powering-up the codec, FILT+ rises to its operating voltage in less than 10 ms when exiting from Power Down Mode (PDM) state.

If the integrated fractional-N PLL, and/or headset-detection block is enabled while the ADC or headphone interface is disabled when FILT+ is at its operating voltage, FILT+ will start discharging and drop to 0 V.

When the ADC or headphone interface is later enabled, it may take up to 1 second for FILT+ to rise again to its operating voltage. In this scenario, the ADC or headphone interface may begin operation before FILT+ is fully charged, causing unwanted distortion.

To prevent this issue, set PDN_ALL and SPDIF_TX_PDN, and clear PLL_START before applying any recommended power-up sequence.



5 System Applications

This section provides recommended procedures and instruction sequences for standard operations.

5.1 Power-Up Sequence

Note: Set PDN_ALL and SPDIF_TX_PDN, and clear PLL_START before applying any recommended power-up sequence.

Ex. 5-1 is the procedure for implementing HP playback from the ASP. This example sequence configures the CS42L42 for SCLK = 12.288 MHz, LRCK = 48 kHz, and TDM playback, in Slave Mode.

Example 5-1. Power-Up Sequence

1 Apply all relevant power supplies, then assert RST before applying SCLK and LRCK to the CS42L42. 2 Wait 2.5 ms. Power up the codec. Power Down Control 2. 0x1102 0x83 Power up the codec. Power Down Control 2. 0x1102 0x83 Reserved 100	TEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION		
2 Wait 2.5 ms. Power up the codec. Power Down Control 2. 0x1102 0x83 3 Power up the codec. Reserved DRC PDN OVERRIDE ASP DAIT PDN DAC SRC PDNB 100 FILT+ is not clamped to ground. 4 Configure the device's ASP and ASP SRC. 0 FRC PDNB 0 4.1 Configure switch from RC0 to SCLK Socillator Switch Control. 0x1107 0x01 ScLK is present. 4.2 Power down the RC0. Socillator Switch Status. 0x1109 0x00 - 4.2 Power down the RC0. Socillator Switch Status. 0x1109 0x01 7.3 Configure device's with the applied MCLK signal. Reserved OSC PDNB STAT 0 RC0 powered down RCC powered down RCC powered down RCLK Control. 0x1009 0x02 4.3 Configure device's with the applied MCLK signal. Reserved Reserved 00000 0 - mock Reserved 0 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 - 4.4 Select MCLK source. FSYNC Period. Lower Byte. 0x1205 0xFF FSYNC Period. FSYNC PERIOD_LB 11111 1111 265 SCLK per LRCK lower byte. 4.5 Configure the FSYNC Period. FSYNC PERIOD_LB 0000000000 SCLK per LRCK lower byte. <							
4 Configure the device's ASP and ASP SRC. 0000 0000 SRC is powered up. 4 Configure the device's ASP and ASP SRC. 0000 0000 0000 4.1 Configure switch from RCO to SCLK Section Switch Control. 0x1107 0x01 7 Configure the device's ASP and ASP SRC. 0000 0000 - 4.1 Configure switch Control. 0x1107 0x01 Reserved 0000 0000 6 Sclik PRESENT 1 Sclik is present. Sclik is present. Sclik is present. 4.2 Power down the RCO. Reserved 00000 00000 - 6 Sclik DRS Status. 0x1109 0x01 RCC powered down oscillator Switch Status. 0x1109 0x02 9 Configure device's MCLK Status. 0x1009 0x02 0 - 4.3 Configure device's MCLK Ontolo. 0x02 0 - 4.4 Secter MCLK MCLK Source Select. 0x1201 0x00 - 4.4 Secter MCLK MCLK Source Select. 0x1201 0x00 - 4.5 Co							
4 Configure the device's ASP and ASP SRC. 0000 0000 SRC is powered up. 4 Configure the device's ASP and ASP SRC. 0000 0000 0000 4.1 Configure switch from RCO to SCLK Section Switch Control. 0x1107 0x01 7 Configure the device's ASP and ASP SRC. 0000 0000 - 4.1 Configure switch Control. 0x1107 0x01 Reserved 0000 0000 6 Sclik PRESENT 1 Sclik is present. Sclik is present. Sclik is present. 4.2 Power down the RCO. Reserved 00000 00000 - 6 Sclik DRS Status. 0x1109 0x01 RCC powered down oscillator Switch Status. 0x1109 0x02 9 Configure device's MCLK Status. 0x1009 0x02 0 - 4.3 Configure device's MCLK Ontolo. 0x02 0 - 4.4 Secter MCLK MCLK Source Select. 0x1201 0x00 - 4.4 Secter MCLK MCLK Source Select. 0x1201 0x00 - 4.5 Co	3	Power up the codec.	Power Down Control 2. 0x1102	0x83			
SRC PDN_OVERRIDE ASP_DAIT_PDN 0 SRC is powered up. ADC_SRC_PDNB 4 Configure the device's ASP and ASP SRC. 4.1 Configure switch. Gostillator Switch Control. 0x1107 0x01 7 Configure switch. Gostillator Switch Control. 0x1107 0x01 8.2 Configure switch. Gostillator Switch Control. 0x1107 0x01 7 Configure switch. Gostillator Switch Status. 0x1109 0x01 8.2 Power down the OSCL PNB_STAT 0 RCC powered down OSC SW SEL_STAT 0 4.3 Configure device's with the applied with the applied MCLK Signal. MCLK Source Select. 0x1201 0x00 - 4.4 Select MCLK MCLK Source Select. 0x1201 0x00 - - 4.4 Select MCLK MCLK Source Select. 0x1205 0xFF - - 4.5 Configure the FSYNC PERIOD_LB FSYNC PERIOD_LB 11111 11125 SCLK per LRCK lower byte. 4.5 Configure the FSYNC PERIOD_LB O0000 00000 - - 4.5 Configure the ASP Set Configuration 1.0x1207 0x00 - <tr< td=""><td></td><td></td><td></td><td>100</td><td>_</td></tr<>				100	_		
ASP_DAI1_PDN 0 ASP is powered up. DAC_SRC_PDNB 1 DAC SRC is powered up. ADC_SRC_PDNB 1 ADC SRC is powered up. 4.1 Configure the device's ASP and ASP SRC. 4.1 Configure switch 0 scillator Switch Control. 0x1107 0x01 SCLK is present. 4.2 Power down the Costlator Switch Status. 0x1109 0x01 SCLK is present. 4.2 Power down the Costlator Switch Status. 0x1109 0x01 SCLK is present. 4.2 Power down the Costlator Switch Status. 0x1109 0x01 SCLK is present. 4.3 Configure device's MCLK Control. 0x1009 0x02 SCLK Speet Adv with the apple rate is MCLK Control. 0x1009 0x02 MCLK Signal. 4.3 Configure device's MCLK Control. 0x1009 0x02 MCLK Signal. MCLK Signal. 4.4 Select MCLK MCLK Signal. 4.5 Configure the FSYNC Period, Lower Byte. 0x1205 0xFF FSYNC PERIOD_LB 111111256 SCLKs per LRCK lower byte. 4.5 Configure the FSYNC PERIOD_LB 1111111256 SCLKs per LRCK lower byte. 4.6 Configure the FSYNC PERIOD_LB 000000000 SCLKs per LRCK lower byte. 4.7 Configure the FSYNC PERIOD_LB 000111111 Z56 SCLKs per LRCK lower byte. 4.8 Configure the SFYNC PERIOD_LB 00001 011111 LZ66 SCLKs per LRCK lower byte. 4.7 Configure the SFYNC PERIOD_LB 0001 11111 Z56 SCLKs per LRCK lower byte. 4.8 Configure the SFYNC PERIOD_LB 00001 11111 LZ66 SCLKs per LRCK lower byte. 4.9 Configure the ASP ASP Color. 0x1207 0x00 Reserved 00 - ASP SCLK list an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is put and when external source. ASP SCPCD_IN_ADC 0 SCLK is put and when external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an input form an external source. ASP SCPCD_IN_ADC 0 SCLK is an i					FILT+ is not clamped to ground.		
DAC SRC PDNB 1 DAC SRC is powered up. 4 Configure the device's ASP and ASP SRC.			SRC_PDN_OVERRIDE	-	SRC is powered up.		
ADC_SRC_PDNB 1 ADC SRC is powered up. 4 Configure the device's ASP and ASP SRC. 0x001 0x01 4.1 Configure switch from RC0 to SCLK. Oscillator Switch Control. 0x1107 0x01 Reserved 0000 000 SCLK PRESENT 1 SCLK is present. 4.2 Power down the RC0. Oscillator Switch Status. 0x1109 0x01 RC1 Oscillator Switch Status. 0x1109 0x01 A3 Configure device's intermits ample rate witch signal. MCLK Control. 0x1009 0x02 Intermal sample rate witch signal. NICLK Control. 0x1009 0x02 Intermal sample rate witch signal. Reserved Reserved 0 4.4 Select MCLK MCLK Source Select. 0x1201 0x00 4.5 Configure the FSYNC Period. FSYNC Period_Upper Byte. 0x1205 0xFF FSYNC Period. FSYNC Period_Upper Byte. 0x1206 0x00 4.6 Configure the FSYNC Period. FSYNC Period_Upper Byte. 0x1206 0x00 4.7 Configure The FSYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP Configure the ASP CONCL TO ADC ASP SCCLK disabled. ASP Clock Configuration 1					ASP is powered up.		
4 Configure the device's ASP and ASP SRC. 4.1 Configure switch from RC0 to SCLK RC0. Oscillator Switch Control. 0x1107 0x01 4.2 Power down the RC0. Oscillator Switch Status.0x1109 0x01 7.2 Power down the RC0. Oscillator Switch Status.0x1109 0x01 7.4 Power down the OSC_PDNB STAT 0 RC0 powered down OSC_SW_SEL_STAT 0 7.3 Configure device's internal sample rate with the applied MCLK signal. MCLK Control.0x1009 0x02 7.4 Select MCLK Reserved 0000 00 — MCLK Source Select.0x1201 0x00 - 7.4 Select MCLK MCLK Source Select.0x1201 0x00 8.00000 O - - 7.4 Select MCLK MCLK Source Select.0x1201 0x00 8.00000 Reserved 0 0 Divide by 1, MCLK_SRC_SEL 7.5 MCLK Source Select.0x1205 0xFF FSYNC Period. FSYNC Period. 7.5 FSYNC Period. FSYNC Period.000000000000000000000000000000000000					ADC SRC is powered up.		
4.1 Configure switch from RC0 to SCLK. Oscillator Switch Control. 0x1107 0x01 4.2 Power down the RC0. SCLK PRESENT 1 SCLK is present. 4.2 Power down the RC0. Oscillator Switch Status. 0x1109 0x01 Rc0. Reserved 0000 0.0 OSC PDNB STAT 0 RC0 powered down 0SC SW SEL_STAT 0 RC0 powered down 4.3 Configure device's MCLK Control. 0x1009 0x02 internal sample rate Reserved 0000 0 WCLK Signal. Reserved 0 Reserved 0 0 MCLK Surce Select. 0x1201 0x00 MCLK SWCP SEL 0 MCLK SWCP SEL 0 Reserved 0 Reserved 0 MCLK SWCP SEL 0 A.5 Configure the FSYNC Period. FSYNC Period. Upper Byte. 0x1205 0 FSYNC Period. FSYNC Period. CSCLK price Select. 0x102 0 FSYNC Period. FSYNC Period. STSNC PERIOD_LB 0 FSYNC Period. FSYNC Period. FSYNC Period. 0 FS	4	Configure the device's A		· ·			
from RC0 to SCLK. Reserved SCLK_PRESENT 0000 000 — SCLK is present. 4.2 Power down the RC0. 0 scillator Switch Status. 0x1109 0x11 RC0. 0 scillator Switch Status. 0x1109 0x01 RC0. 0 Scillator Switch Status. 0x1109 0x01 Rc0. 0 Scillator Switch Status. 0x1109 0x02 4.3 Configure device's MCLK Control. 0x1009 0x02 witch the applied with the applied witch asplied Reserved INTERNAL_FS 1 Internal sample rate is MCLK/256= 48 kHz. 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.4 Select MCLK Ferred FSYNC Period. Ferred Reserved MCLKDV 0 Divide by 1. 4.5 Configure the FSYNC Period. FSYNC Period, Lower Byte. 0x1205 0xFF SCLK pin is MCLK source. 4.5 Configure the FSYNC Period. FSYNC PERIOD_LB 111111256 SCLKs per LRCK lower byte. FSYNC Picenol. FSYNC Pice Ox1206 4.6 Configure the FSYNC Period. FSYNC Pulse Width, Lower Byte. 0x1203 0x1F FSYNC Pulse. FSYNC Pulse. 4.8 Configure the ASP clock. ASP SCLK EN 0 0001 11111 LRCK is one SCLK wide. 4.8 Con		-		0x01			
SCLK_PRESENT 1 SCLK is present. 42.2 pwer down the RCO. Oscillator Switch Status. 0x1109 0x01 RCO. Reserved OSC_PDNB_STAT 0 0000 0 - 4.3 Configure device's internal sample rate MCLK Control. 0x1009 0x02 internal sample rate is MCLK/256= 48 kHz. 4.4 Select MCLK source. Reserved MCLK_Strong Store Select. 0x1201 0x00 - 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 - 4.5 Configure the FSYNC Period. FSYNC Period. Lower Byte. 0x1205 0xFF 4.5 Configure the FSYNC Period. FSYNC PERIOD_LB 11111 1111 256 SCLKs per LRCK lower byte. 4.6 Configure the FSYNC PERIOD_LB FSYNC PERIOD_LB 0001 000000 SCLKs per LRCK lower byte. 4.7 Configure FSYNC pulse width. FSYNC PULSE_WIDTH_LB 0001 11111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 ASP SCLK EN ASP SCLK EN ASP SCLK IN ASP SCLC OUT 0 ASP SCLK disabled. ASP SCLK input drive polarity for ADC is normal. ASP LOPOL_IN_ADC 4.9 Configure the ASP SCLK IN ASP SCPOL_IN_ADC 0 SCLK input drive polarity for ADC is normal. ASP SCPOL_IN_ADC		from RCO to SCLK.			_		
RCO. Reserved OSC_PDNB_STAT OSC_SW_SEL_STAT 00000 — RCO powered down OSC_PDNB_STAT OI 00000 — RCO selected for internal MCLK 4.3 Configure device's with the applied WCLK signal. MCLK Control. 0x1009 NCLK Signal. 0x02 4.4 Select MCLK source. MCLK Control. 0x1009 NCLK Signal. 0 — 4.4 Select MCLK source. MCLK Source Select. 0x1201 MCLK SIGNA 0x00 — 4.5 Configure the FSYNC period. FSYNC PERIOD_LB 0 Divide by 1. MCLK Source. 4.5 Configure the FSYNC Period. FSYNC PERIOD_LB 1111111256 SCLKs per LRCK lower byte. 4.6 Configure the FSYNC PERIOD_UB FSYNC PERIOD_UB 0000 00000 OCCKs per LRCK lower byte. 4.7 Configure FSYNC pulse width. FSYNC PERIOD_UB 0000 00000 SCLKs per LRCK lower byte. 4.7 Configure FSYNC pulse width. FSYNC PULSE_WIDTH_LB 0001 11111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP SCLK K IN ASP SCLK K IN ASP SCLC OUT 0 — ASP SCLK K IN ASP SCLC OUT 4.9 Configure the ASP frame. ASP Frame Configuration 0.0x1208 0x10 — ASP SCLK output drive polarity for ADC is normal. ASP SCPOL_IN_ADC 0 ASP SCLK disabled. ASP SCLO_UT 4.9 Configure the ASP frame. ASP Frame Configuration.0x1208 0x10 — Frame begins when LRCK transitions l							
OSC PDN B STAT OU RCO powered down OSC_SW_SEL_STAT 01 RCO solected for internal MCLK 4.3 Configure device's internal sample rate is more than apple rate is more thapple rate is more thapple rate is more thapple rate is more tha		4.2 Power down the	Oscillator Switch Status. 0x1109	0x01			
OSC_PDNB_STAT OSC_SW_SEL_STAT 0 RCO powered down RCO selected for internal MCLK 4.3 Configure device's internal sample rate with the applied MCLK Signal. MCLK Control. 0x1009 0x02 4.4 Select MCLK source. MCLK Control. 0x1009 0x02 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xF 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xF 4.6 Configure the FSYNC Period, Upper Byte. 0x1205 0x00 FSYNC Period, Lower Byte. 0x1206 0x00 4.6 Configure the FSYNC Period. FSYNC Period, Upper Byte. 0x1203 0x1F FSYNC Period, Upper Byte. 0x1203 0x1F 9uise width. FSYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. SCLK period. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x0 - ASP_SCPOL_IN_ADC 0 ASP SCLK Ken ASP_SCPOL_IN_ADC 0 ASP SCLK disabled. ASP_SCPOL_IN_ADC 0 CRCK is an input from an external source. ASP_SCLCO_OUT 0 C		RCO.	Reserved	0000 0	_		
4.3 Configure device's internal sample rate with the applied MCLK signal. MCLK Control. 0x1009 0x02 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00			OSC PDNB STAT	0			
internal sample rate with the applied MCLK signal. Reserved INTERNAL_FS 0000 00				01	RCO selected for internal MCLK		
with the applied MCLK signal. Internal sample rate is MCLK/256= 48 kHz. 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.7 Configure TSYNC pulse width. FSYNC Period, Upper Byte. 0x1203 0x1F 4.8 Configure the SYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 0X00 4.8 Configure the ASP SCLA EN ASP Clock Configuration 1. 0x1207 0x00 clock. FSYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP SCLK EN 0 ASP SCLK cloandrug. ASP SCPOL_IN_DAC 0 ASP SCLK EN 0 ASP SCLK input drive polarity for DAC is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 0x10 0x10 4.9 Configure the AXP_S SCPOL_IN 0 LRCK input drive polarity for DAC is normal. 0XP_S SCPOL_IN							
MCLK signal. Internal sample rate is MCLV250 40 N12. 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC Period, Loper Byte. 0x1206 0x00 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.7 Configure FSYNC pulse width. FSYNC Period, Upper Byte. 0x1203 0x1F 4.8 Configure the SYNC_PERIOD_UB FSYNC Pulse Width, Lower Byte. 0x1203 0x1F 9000 00000 0000 0000 0000 0000 0000 00			I Ceseiveu				
4.4 Select MCLK source. MCLK Source Select. 0x1201 0x00 Reserved MCLKDIV 0 Divide by 1. 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 FSYNC period. FSYNC Period, Upper Byte. 0x1203 0x1F 4.7 Configure FSYNC pulse width. FSYNC Pulse_Width, Lower Byte. 0x1203 0x1F FSYNC_PULSE_WIDTH_LB 0000111111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 ASP SCPOL_IN_DADC 0 ASP SCPOL_IN ADC ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC ASP_LCPOL_IN 0 LRCK input drive polarity for ADC is normal. ASP_LCPOL_OUT ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 <t< td=""><td></td><td></td><td></td><td></td><td>Internal sample rate is MCLK/256= 48 kHz.</td></t<>					Internal sample rate is MCLK/256= 48 kHz.		
source. Reserved MCLKDIV MCLK_SRC_SEL 0000 00 0 — Divide by 1. SCLK pin is MCLK source. 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.7 Configure FSYNC FSYNC PERIOD_UB 0000 0000 SCLKs per LRCK lower byte. 4.7 Configure FSYNC FSYNC PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC FSYNC PULSE_WIDTH_LB 00001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved ASP SCLX EN ASP_SCPOL_IN_DAC 0 ASP SCLK disabled. ASP_SCPOL_IN_DAC 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 4.9 Configure the AddioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 4.10Configure the AddioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 4.10Configure the AddioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 AudioPort interface. Serial Port Receive Isochronous Control. 0x2502		8			—		
MCLKDIV 0 Divide by 1. 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC PERIOD_LB 1111 1111 256 SCLKs per LRCK lower byte. 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 7 FSYNC Period, Upper Byte. 0x1203 0x1F 9 pulse width. FSYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 7 Reserved ASP SCLK EN ASP SCLK EN ASP_SCPOL_IN_ADC 0 ASP SCLK disabled. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 SCLK input drive polarity for DAC is normal. ASP_SCPOL_IN_DAC 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 - 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 - 4.9 Configure the ASP_SODO ASP Frame Configuration. 0x1208 0x10 - 4.10 Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 - 4.10 Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 - </td <td></td> <td></td> <td></td> <td></td> <td></td>							
MCLK_SRC_SEL 0 SCLK pin is MCLK source. 4.5 Configure the FSYNC period. FSYNC Period, Lower Byte. 0x1205 0xFF 4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 7.7 Configure FSYNC pulse width. FSYNC Period, Upper Byte. 0x1203 0x1F 4.7 Configure FSYNC pulse width. FSYNC Pulse Width, Lower Byte. 0x1203 0x1F 7.8 Configure the ASP clock. FSYNC Pulse Width, Lower Byte. 0x1207 0x00 7.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 7.8 Served ASP SCLK EN clock. ASP Clock Configuration 1. 0x1207 0x00 7.8 Served ASP SCLK EN clock. 0 ASP SCLK disabled. 8.9 SCLK EN clock. 0 ASP SCLK clock is an input from an external source. 8.9 SCLK EN clock. 0 SCLK input drive polarity for DAC is normal. 8.9 SCPOL_IN ADC 0 SCLK input drive polarity for DAC is normal. 8.9 SCPOL_OUT 0 LRCK output drive polarity is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_SOS0 0 LRCK duty cycle pr FSYNC, PULSE_WIDTH_LB/U ASP_SOS0 0							
FSYNC period. FSYNC_PERIOD_LB 1111 1111 256 SCLKs per LRCK lower byte. 4.6 Configure the FSYNC period. FSYNC_PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC pulse width. FSYNC_PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC pulse width. FSYNC_PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved ASP_SCPOL_IN_MODE 0 ASP Clock is an input from an external source. ASP_CPOL_IN_MODE 0 LRCK is an input from an external source. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity for DAC is normal. ASP_LCPOL_IN 0 LRCK input drive polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_5050 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 6 Serial port default receive synchronization. 0 <td></td> <td></td> <td></td> <td></td> <td></td>							
4.6 Configure the FSYNC period. FSYNC Period, Upper Byte. 0x1206 0x00 4.7 Configure FSYNC pulse width. FSYNC PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC pulse width. FSYNC Pulse Width, Lower Byte. 0x1203 0x1F 7 SYNC PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved ASP SCLK EN ASP SCPOL_IN_ADC 0 ASP Clock Configuration 1. 0x1207 0 LRCK is an input from an external source. ASP TypeTD_NODE 0 LRCK is an input from an external source. ASP SCPOL_IN_ADC 0 SCLK input drive polarity for ADC is normal. ASP_LCPOL_OUT 0 LRCK with drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK input drive polarity for DAC is normal. ASP_SCPOL_IN 0 LRCK with drive polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK with drive polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK with drive polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_SOSO 0 LRCK duty cycle per FSYNC_PULSE_WIDT			FSYNC Period, Lower Byte. 0x1205	0xFF			
FSYNC period. FSYNC_PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC pulse width. FSYNC_PULSE_WIDTH_LB 0x1F 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved ASP_SCLK_EN 0 ASP SCLK disabled. ASP_COLOL_IN_ADC 0 LRCK is an input from an external source. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_OUT 0 LRCK input drive polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_STP 1 Frame begins when LRCK transitions low to high ASP_S050 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 6 Serial Port Receive Isochronous Control. 0x2502 0x04 7 Reserved AudioPort interface. 0 Serial port default receive synchronization.		FSYNC period.	FSYNC PERIOD LB	1111 1111	256 SCLKs per LRCK lower byte.		
FSYNC period. FSYNC_PERIOD_UB 0000 0000 SCLKs per LRCK upper byte 4.7 Configure FSYNC pulse width. FSYNC_PULSE_WIDTH_LB 0x1F 4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved ASP_SCLK_EN 0 ASP SCLK disabled. ASP_COLOL_IN_ADC 0 LRCK is an input from an external source. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_OUT 0 LRCK input drive polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_STP 1 Frame begins when LRCK transitions low to high ASP_S050 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 6 Serial Port Receive Isochronous Control. 0x2502 0x04 7 Reserved AudioPort interface. 0 Serial port default receive synchronization.			FSYNC Period, Upper Byte. 0x1206	0x00	· · ·		
pulse width. FSYNC_PULSE_WIDTH_LB 0001 1111 LRCK is one SCLK Wide. 4.8 Configure the ASP clock Configuration 1. 0x1207 0x00 clock. ASP Clock Configuration 1. 0x1207 0x00 Reserved 0 ASP_SCLK_EN 0 ASP SCLK disabled. ASP_SCPOL_IN_ADC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_IN 0 LRCK input polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK input polarity (pad to logic) is normal. ASP_LCPOL_OUT 0 LRCK input polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK input polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SCPOL_SOS 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOSO 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOSO 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOSO 0 Zero SCLK frame start delay Aserial Port Receive Isochronous C		FSYNC period.		0000 0000	00 SCLKs per LRCK upper byte		
4.8 Configure the ASP clock. ASP Clock Configuration 1. 0x1207 0x00 ASP SCLK EN ASP SCLK EN ASP SCPOL IN ADC 0 ASP SCPOL IN ADC 0 SCLK input drive polarity for ADC is normal. ASP SCPOL IN ADC 0 SCLK input drive polarity for ADC is normal. ASP SCPOL IN ADC 0 SCLK input drive polarity for DAC is normal. ASP_LCPOL_IN_DAC 0 LCRCK output drive polarity is normal. ASP_LCPOL_IN 0 LCRCK input drive polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved ASP_SOPSON 0 LCRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOPSON 0 LCRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOPSON 0 LCRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 AudioPort interface. 0 Serial port default receive synchronization. 0 Serial port default receive synchronization.		4.7 Configure FSYNC	FSYNC Pulse Width, Lower Byte. 0x1203	0x1F			
4.8 Configure the ASP clock Configuration 1. 0x1207 0x00 Reserved 00 ASP_SCLK_EN 0 ASP SCLK disabled. ASP_SCPOL_IN_DODE 0 LRCK is an input from an external source. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC 0 LRCK output drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_IN 0 LRCK input drive polarity is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_IN 0 LRCK input drive polarity is normal. ASP_SCPOL_IN 0 LRCK output drive polarity is normal. ASP_SCPOL_IN 0 LRCK input drive polarity is normal. ASP_SCPOL_OUT 0 LRCK input polarity (pad to logic) is normal. ASP_SCPOL_SCPOL_IN 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SCPOL_SCON 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SCON 0 Zero SCLK frame start delay ASP_SCON 0 Zero SCLK frame start delay ASP_SCON 0 Serial port default rec		pulse width.	FSYNC PULSE WIDTH LB	0001 1111	LRCK is one SCLK Wide.		
ASP SCLK EN 00 ————————————————————————————————————		4.8 Configure the ASP	ASP Clock Configuration 1. 0x1207	0x00			
ASP_SCLK_EN 0 ASP_SCLK disabled. ASP_HYBRID_MODE 0 LRCK is an input from an external source. ASP_SCPOL_IN_ADC 0 SCLK input drive polarity for ADC is normal. ASP_SCPOL_IN_DAC 0 SCLK input drive polarity for DAC is normal. ASP_LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_IN 0 LRCK input drive polarity is normal. ASP_LCPOL_OUT 0 LRCK input drive polarity is normal. ASP_SCPOL_IN 0 LRCK input drive polarity is normal. ASP_SCPOL_IN 0 LRCK output drive polarity is normal. ASP_SCPOL_OUT 0 LRCK input drive polarity is normal. ASP_SCPOL_IN 0 LRCK input polarity (pad to logic) is normal. ASP_SCPOL_IN 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SCPOL 0 Zero SCLK frame start delay 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved SP RX RSYNC 0 Serial port default receive synchronization.		clock.	Reserved	00	_		
ASP ⁻ SCPOL_IN_ADC 0 SCLK input drive polarity for ADC is normal. ASP ⁻ SCPOL_IN_DAC 0 SCLK input drive polarity for DAC is normal. ASP ⁻ LCPOL_OUT 0 LRCK output drive polarity is normal. ASP ⁻ LCPOL_IN 0 LRCK input polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved 000 ASP ⁻ STP 1 Frame begins when LRCK transitions low to high ASP ⁻ SO50 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP ⁻ SO50 000 Zero SCLK frame start delay 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved 0 SP RX RSYNC 0 Serial port default receive synchronization.			ASP SCLK EN				
ASP ⁻ SCPOL_IN ⁻ DAC 0 SCLK input drive polarity for DAC is normal. ASP ⁻ LCPOL_OUT 0 LRCK output drive polarity is normal. ASP_LCPOL_IN 0 LRCK input polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved 000 — ASP_STP 1 Frame begins when LRCK transitions low to high ASP_5050 ASP_FSD 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U 000 Zero SCLK frame start delay Serial Port Receive Isochronous Control. 0x2502 0x04 AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 SP_RX RSYNC 0 Serial port default receive synchronization.				-			
ASP_LCPOL_OUT ASP_LCPOL_IN 0 LRCK output drive polarity is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. Seriel Port Reserved SP RX RSYNC UNDER INFORMATION OF The second control is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. LRCK input polarity (pad to logic) is normal. Frame begins when LRCK transitions low to high LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U Zero SCLK frame start delay ONDE Serial port default receive synchronization.					SCLK input drive polarity for ADC is normal.		
ASP_LCPOL_IN 0 LRCK input polarity (pad to logic) is normal. 4.9 Configure the ASP frame. ASP Frame Configuration. 0x1208 0x10 Reserved 000 ASP_STP 1 Frame begins when LRCK transitions low to high ASP_5050 ASP_FSD 000 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Asp_SYNC 0 Serial port default receive synchronization.			ASP I CPOL OUT	-	I RCK output drive polarity is normal		
frame. Reserved 000 ASP_STP 1 Frame begins when LRCK transitions low to high ASP_5050 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_FSD 000 Zero SCLK frame start delay 4.10Configure the Serial Port Receive Isochronous Control. 0x2502 0x04 AudioPort interface. Serial Port Receive Synchronization. 0 SP_RX_RSYNC 0 Serial port default receive synchronization.				Ō			
frame. Reserved 000 ASP_STP 1 Frame begins when LRCK transitions low to high ASP_5050 ASP_FSD 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U 2ero SCLK frame start delay 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved SP RX RSYNC 0 Serial port default receive synchronization.		4.9 Configure the ASP	ASP Frame Configuration. 0x1208	0x10			
ASP_5050 ASP_FSD 0 LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U 000 Zero SCLK frame start delay 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved SP_RX_RSYNC 0 Serial port default receive synchronization.		frame.	Reserved	000	_		
ASP_FSD 000 Zero SCLK frame start delay 4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved SP_RX_RSYNC 0 —			ASP_STP		Frame begins when LRCK transitions low to high		
4.10Configure the AudioPort interface. Serial Port Receive Isochronous Control. 0x2502 0x04 Reserved SP RX RSYNC 0 —					LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/UE		
AudioPort interface. Reserved 0 — SP_RX_RSYNC 0 Serial port default receive synchronization.		110Configure the			Lero OCLIN Harrie Start delay		
SP RX RSYNC 0 Serial port default receive synchronization.		AudioPort interface					
					— Serial port default receive synchronization		
			Reserved	00 01			
SP_RX_ISOC_MODE 00 Serial port receive in native mode.					Serial port receive in native mode.		
4.11 Configure serial port Serial Port Receive Channel Select. 0x2501 0x04			Serial Port Receive Channel Select. 0x2501	0x04			
receive channel Reserved 0000 —			Reserved	0000	_		
positions. SP_RX_CHB_SEL 01 SP RX Channel B position is 1.		positions.	SP_RX_CHB_SEL				
SP_RX_CHA_SEL 00 SP RX Channel A position is 0.			OF_KA_UHA_OEL	00	SP KA Unannel A position IS U.		



Example 5-1. Power-Up Sequence (Cont.)

TASK 412Set receive sample	REGISTER/BIT FIELDS Serial Port Receive Sample Rate. 0x2503	VALUE 0x8C	DESCRIPTION
rate.		100	
	Reserved SP_RX_FS	0 1100	 SP receive sample rate = 48 kHz.
4.13Configure the ASP	ASP Receive Enable. 0x2A01	0x00	
receiver.	ASP_RX1_CH[2:1]_EN	00	RX1 buffer is disabled.
	ASP RX0 CH[4:1] EN	00 00	RX0 buffer is disabled.
	ASP_RX1_2FS	0	ASP DAI1 is standard sample rate.
4440	ASP_RX0_2FS	0	ASP DAI0 is standard sample rate.
4.14 Configure Channel 1 size to 24 bits per sample.	ASP Receive DAI0 Channel 1 Phase and Resolution 0x2A02		
oumpio.	Reserved ASP_RX0_CH1_AP	0 0	In 50/50 mode, channel data valid if LRCK is low
	Reserved	0000	
	ASP_RX_CH1_RES	10	Size is 24 bits per sample.
4.15Configure location of	ASP Receive DAI0 Channel 1 Bit Start MSB. 0x2A03	0x00	
the Channel 1 MSB with respect to SOF		0000 000	
•		0	ASP receive bit start MSB = 0.
4.16 Configure location of the Channel 1 LSB	ASP Receive DAI0 Channel 1 Bit Start LSB. 0x2A04		
with respect to SOF	ASP_RX0_CH1_BIT_ST_LSB	0000 0000	0ASP transmit bit start LSB = 0.
4.17Configure the SRC	SRC Input Sample Rate. 0x2601	0x20	
sample rate	Reserved	0010	_
detection.	SRC_SDIN_FS	0000	ASP sample rate is autodetected.
size to 24 bits per	ASP Receive DAI0 Channel 2 Phase and Resolution 0x2A05	. 0x02	
sample.	Reserved	0	
	ASP_RX0_CH2_AP Reserved	0 00 00	In 50/50 mode, channel data valid if LRCK is low
	ASP RX CH2 RES	10	 Size is 24 bits per sample.
4.19Configure location of	ASP Receive DAI0 Channel 2 Bit Start MSB. 0x2A00	0x00	· · ·
the Channel 2 MSB	Reserved	0000 000)
with respect to SOF	ASP_RX0_CH2_BIT_ST_MSB	0	ASP receive bit start MSB = 0.
	ASP Receive DAI0 Channel 2 Bit Start LSB. 0x2A07	0x18	
the Channel 2 LSB with respect to SOF	ASP_RX0_CH2_BIT_ST_LSB	0001 1000	DASP transmit bit start LSB = 24.
4.21 Disable the SRC	Serial Port SRC Control. 0x1007	0x10	
bypass.	Reserved	000	_
	EQ_BYPASS	1	Bypass equalizer
	I2C ⁻ DRIVE ASP DRIVE	0 0	I ² C output drive strength normal ASP output drive strength normal
	SRC BYPASS DAC	Ő	SRC not bypassed for DAC path
	SRC_BYPASS_ADC	0	SRC not bypassed for ADC path
Enable SCLK.	ASP Clock Configuration 1. 0x1207	0x20	
	Reserved	00	_
	ASP_SCLK_EN	1	ASP SCLK enabled.
	ASP_HYBRID_MODE ASP_SCPOL_IN_ADC	0 0	LRCK is an input generated from SCLK. SCLK input drive polarity for ADC is normal.
	ASP_SCPOL_IN_DAC	Ő	SCLK input drive polarity for DAC is normal.
		0	LRCK output drive polarity is normal.
	ASP_LCPOL_IN	0	LRCK input polarity (pad to logic) is normal.
Enable the ASP receiver channels.	ASP Receive Enable. 0x2A01	0x3C	
sharmolo.	ASP_RX1_CH[2:1]_EN ASP_RX0_CH[4:1]_EN	00 11 11	RX1 buffer is disabled. RX0 buffer is enabled.
	ASP RX1 2FS	0	ASP DAI1 is standard sample rate.
	ASP_RX0_2FS	ŏ	ASP DAI0 is standard sample rate.
Configure the DAC.	DAC Control 1. 0x1F01	0x00	
	Reserved	0000 00	
		0 0	DACA signal not inverted. DACB signal not inverted.
Configuro the energy int	DACA_INV e volume controls and DAC source selects.	U	
		000	
0 dB.	Mixer Channel A Input Volume. 0x2301	0x00	
0.42.	Reserved MIXER CHA VOL	00	 Input A is set to 0 dB.
		00 0000 0x3F	וויףענ ה וס פבו נט ע עם.
8.2 Mute the mixer ADC		UNOF	
8.2 Mute the mixer ADC input		00	
8.2 Mute the mixer ADC input	Reserved	00 11 1111	— Mixer ADC input is muted
input	Reserved MIXER_ADC_VOL	11 1111	Mixer ADC input is muted.
input	Reserved		Mixer ADC input is muted.



Example 5-1. Power-Up Sequence (Cont.)

Step	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
9 Configu	ure the HP contr	ol.HP Control. 0x2001	0x03	
		Reserved ANA_MUTE_B ANA_MUTE_A FULL_SCALE_VOL Reserved	0000 0 1 1	— Channel B is unmuted. Channel A is unmuted. Full-scale volume is -6dB for headphone output. —
10 Power	up the codec	Power Down Control 1. 0x1101	0x96	
		ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL	1 0 1 0 1 1 0	ASP output path is powered down. ASP input path is powered up. Mixer is powered up. Equalizer powered down HPOUT powered up. ADC powered down. — Codec powered up.

5.2 Power-Down Sequence

Ex. 5-2 is the procedure for powering down the HP playback.

Example 5-2. Power-Down Sequence

STEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	. Configure the DAC/Mixer	Channels.		
	1.1 Mute Mixer A input.	Mixer Channel A Input Volume. 0x2301	0x3F	
		Reserved MIXER_CHA_VOL	00 11 1111	 Input A is muted.
	1.2 Mute Mixer A input.	Mixer ADC Input Volume. 0x2302	0x3F	
		Reserved MIXER_ADC_VOL	00 11 1111	 Mixer ADC input is muted.
	1.3 Mute Mixer B input.	Mixer Channel B Input Volume. 0x2303	0x3F	
		Reserved MIXER_CHB_VOL		— Input B is muted.
	1.4 Mute Channel A and	HP Control. 0x2001	0x0F	
	B inputs.	Reserved ANA_MUTE_B ANA_MUTE_A FULL_SCALE_VOL Reserved	0000 1 1 1 1 1	— Channel B is muted. Channel A is muted. Full-scale volume is –6 dB for headphone output. —
	1.5 Disable ASP_TX.	ASP Receive Enable. 0x2A01	0x00	
		ASP_RX1_CH[2:1]_EN ASP_RX0_CH[4:1]_EN ASP_RX1_2FS ASP_RX0_2FS	00 00 00 0 0	RX1 buffer is disabled. RX0 buffer is disabled. ASP DAI1 is standard sample rate. ASP DAI0 is standard sample rate.
	1.6 Disable SCLK.	ASP Clock Configuration 1. 0x1207	0x00	
		Reserved ASP_SCLK_EN ASP_HYBRID_MODE ASP_SCPOL_IN_ADC ASP_SCPOL_IN_DAC ASP_LCPOL_OUT ASP_LCPOL_IN	00 0 0 0 0 0 0	ASP SCLK disabled. LRCK is an output generated from SCLK. SCLK input drive polarity for ADC is normal. SCLK input drive polarity for DAC is normal. LRCK output drive polarity is normal. LRCK input polarity (pad to logic) is normal.
	Power down the HP	Power Down Control 1. 0x1101	0xFE	
	amplifier.	ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL	1 1 1 1 1 1 0	ASP output path powered down ASP SDOUT input path is powered down Mixer is powered down Equalizer powered down HPOUT powered down ADC powered down — Codec powered up
3	Power down the ASP and	Power Down Control 2. 0x1102	0x8C	
	SRC.	Reserved DISCHARGE_FILT+ SRC_PDN_OVERRIDE ASP_DAI1_PDN DAC_SRC_PDNB ADC_SRC_PDNB	100 0 1 1 0 0	FILT+ is not clamped to ground. SRC is powered down. ASP is powered down. DAC SRC is powered down. ADC SRC is powered down.



Example 5-2. Power-Down Sequence (Cont.)

Step	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION	
4	Power down the codec.	Power Down Control 1. 0x1101	0xFF		
		ASP DAO PDN	1	ASP output path powered down	
		ASP DAI PDN	1	ASP SDOUT input path is powered down	
		MIXER PDN	1	Mixer is powered down	
		EQ PDN	1	Equalizer powered down	
		HP ⁻ PDN	1	HPOUT powered down	
		ADC PDN	1	ADC powered down	
		Reserved	1	_ ·	
		PDN_ALL	1	Codec powered down.	
	Read PDN_DONE to confirm that the codec is completely powered down.	Codec Interrupt Status. 0x1308	0x01		
		Reserved	0000 00	_	
		HSDET AUTO DONE	0	HS detection is disabled or incomplete.	
		PDN_DONE	1	Power-down done.	
6	Repeat Step 5 until the PD	N_DONE status bit indicates the codec ha	s powered down.		
7	Discharge the capacitor	Power Down Control 2. 0x1102	0x9C		
	attached to the FILT+ pin.	Reserved	100	_	
		DISCHARGE FILT+	1	FILT+ is clamped to ground.	
		SRC PDN OVERRIDE	1	SRC is powered down.	
		ASP DAI1 PDN	1	ASP is powered down.	
		DAC_SRC_PDNB	0	DAC SRC is powered down.	
		ADC_SRC_PDNB	0	ADC SRC is powered down.	
8	If required, remove the SCI	LK signal.			
9	If required, remove all relevant power supplies from the codec.				

5.3 SoundWire Power Sequences

This section provides SoundWire power-up and power-down sequences.

5.3.1 SoundWire Power-Up Sequence

Ex. 5-3 is the procedure for implementing ADC record, HP playback, and S/PDIF Tx playback from SoundWire. This sequence configures the CS42L42 for SWIRE_CLK = 12.288 MHz, 48-kHz sample interval rate, and a 64 x 8 SoundWire frame, as described in Ex. 4-3. This example is a minimum configuration specifically for Ex. 4-3. Different SWIRE_CLK, sample interval rates, or SoundWire frames may require additional configurations.

Example 5-3. SoundWire Power-Up Sequence	Examp	ole 5-3.	SoundWire	Power-Up	Sequence
--	-------	----------	-----------	----------	----------

ГЕР	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1 Ap	ply all relevant power supp	lies, then assert RESET before applying SWIRE_CLK t	o the CS42L	42.
2 En	umerate the codec.			
2.	1 Read SCP Device ID 0,	1, 2, 3, 4, and 5 and confirm the codec device IDs.		
2.	2 Assign Group ID and	SCP Device Number. Base + 0x46	0x01	
	device number	Reserved	00	
		GROUP_ID	00	Group ID
		DEVICE_NUMBER	0001	device number
3 Wa	ait for 2.5 ms for codec inte	rnal initialization.		
4 Co	onfigure the device's clocking	ng		
4.1	Configure switch from RCO to SCLK.	Oscillator Switch Control. 0x1107	0x01	
		Reserved	0000 000) —
		SCLK_PRESENT	1	SCLK is present.
4.	2 Confirm the RCO is	Oscillator Switch Status. 0x1109	0x01	Read (repeat until value is 0x01)
	powered down	Reserved	0000 0	—
		OSC_PDNB_STAT	0	RCO powered down
		OSC_SW_SEL_STAT	01	RCO selected for internal MCLK
5 Co	onfigure the appropriate vol	ume controls and DAC source selects		
5.	1 Set Mixer A input to 0 dB	3.Mixer Channel A Input Volume. 0x2301	0x3F	
		Reserved	00	
		MIXER_CHA_VOL	11 1111	Mixer ADC is set muted.
5.	2 Set Mixer B input to 0 dB	3.Mixer Channel B Input Volume. 0x2303	0x00	
		Reserved	00	<u> </u>
		MIXER_CHB_VOL	00 0000	Input B is set to 0 dB.



Example 5-3. SoundWire Power-Up Sequence (Cont.)

P Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Configure the HP control.	HP Control. 0x2001	0x01	
	Reserved	0000	_
	ANA_MUTE_B	0	Channel B is unmuted.
		0	Channel A is unmuted.
	FULL_SCALE_VOL Reserved	0 1	Full-scale volume is 0 dB for headphone outp
Configure C/DDIE electring		0x08	
Configure S/PDIF clocking	S/PDIF Clock Configuration. 0x1202		
	Reserved	00	— S/DDIE alaak divida factor of 2
	SPDIF_CLK_DIV SPDIF_LRCK_SRC_SEL	00 1 0	S/PDIF clock divide factor of 2. Use internally generated LRCLK
	SPDIF_LRCLK_CPOL	Ö	Normal LRCLK polarity
	Reserved	Ō	
Configure the S/PDIF control.	S/PDIF Control 2. 0x2802	0x01	
5	SPDIF TX L	0	This data stream is a copy.
	SPDIF TX PRO	ŏ	Consumer format
	SPDIF ^T X ^{AUDIOB}	Ō	PCM format
	SPDIF_TX_CP	0	Copy inhibited
	SPDIF_TX_PRE	0	No preemphasis
	SPDIF_TX_VCFG SPDIF_TX_V	0 0	Validity bit follows internal codec status Validity bit follows internal codec status
	SPDIF_TX_DIGEN	1	Enable S/PDIF Transmit
Power up S/PDIF transmitter.		0x00	
	SPDIF TX RAW	0	S/PDIF outputs 24-bit data with control info
	SPDIF_TX_KAE	0	Don't care
	SPDIF TX PDN	ŏ	Power up S/PDIF transmitter
Power up the codec.	Power Down Control 1. 0x1101	0xD2	I
	ASP DAO PDN	1	ASP output path is powered down.
	ASP_DAO_PDN	1	ASP input path is powered down.
	MIXER PDN	ò	Mixer is powered up.
	EQ PDN	1	Equalizer is powered down
	HP_PDN	0	HPOUT is powered up.
		0	ADC is powered up.
	Reserved PDN ALL	1 0	— Codec is powered up.
Configure Ports 1-14 commor	—	0	
		000	
11.1 Ports 1-14 Control	DP1-14 Port Control (Section 7.2.3). 0x0F02	0x00	
	Reserved	000	
	INVERT_BANK PORT DATA MODE	0 00	Use bank as directed in the control word Normal port mode
	Reserved	00	
11.2 Ports 1-14 Block Control	DP1-14 Block Control 1 (Section 7.2.4). 0x0F03	0x17	
		00	
	Reserved WORD LENGTH		 24-bit data
11.2 Port 1 14 Sample Contro	I DP1-14 Sample Control 1 (Banked, Section 7.2.8).	0xFF	
1—Bank 1	0x0F32	UXEE	
1 Bank I	SAMPLE INTERVAL LOW	1111 111	1 Sample interval = 512
11 1 Dout 1 14 Consula Constan			
2—Bank 1	DP1-14 Sample Control 2 (Banked, Section 7.2.9).	0x01	
2-Ballk I		0000 000	4.0 succession for the most of 54.0
	SAMPLE_INTERVAL_HIGH		1Sample interval = 512
11.5 Ports 1-14 Horizontal Control—Bank 1	DP1-14 Horizontal Control (Banked, Section 7.2.12). 0x0F36	0x17	
	HSTART HSTOP	0001 0111	Subframe begins in Column 1 Subframe ends in Column 7
11.6 Ports 1-14 Block Control 3—Bank 1	DP1-14 Block Control 3 (Banked, Section 7.2.13). 0x0F37	0x00	
	Reserved	0000 000	
	BLOCK PACKING MODE	0	Block-per-Port Mode



Example 5-3. SoundWire Power-Up Sequence (Cont.)

EP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	figure Ports 1 (ADC)			
12.1		- DP1 Offset Control 1 (Banked, Section 7.2.10). 0x0134	0x00	
	Bank 1	OFFSET1	0000 0000	Block offset = 0
12.2		- DP1 Offset Control 2 (Banked, Section 7.2.11). 0x0135	0x00	
	Bank 1	OFFSET2	0000 0000	Block offset = 0
12.3	Port 1 Prepare Control	DP1 Prepare Control (Section 7.2.6). 0x0105	0x01	
		Reserved	0000 00	
		PREPARE_CHANNEL2	0 1	Channel deactivated Channel commanded to prepare for activity
10.4	Read Port 1 prepare	PREPARE_CHANNEL1 DP1 Prepare Status (Section 7.2.5). 0x0104	0x00	Charmer commanded to prepare for activity
12.4	Status. Repeat until	Reserved	0000 00	
	value is 0x00.	NOT FINISHED CHANNEL2	000000	— Channel finished
		NOT_FINISHED_CHANNEL1	Õ	Channel finished
12.5	Port 1 Channel Enable-	-DP1 Channel Enable (Banked, Section 7.2.7). 0x0130	0x01	
	Bank 1	Reserved	0000 00	_
		CHANNEL_EN2	0	Channel disabled
-	Service Devite (1)	CHANNEL_EN1	1	Channel enabled
	figure Port 2 (headphone	,	0.10	
13.1	Port 2 Offset Control 1— Bank 1	- DP2 Offset Control 1 (Banked, Section 7.2.10). 0x0234	0x1C	
		OFFSET1) Block offset = 28
13.2	Port 2 Offset Control 2— Bank 1	- DP2 Offset Control 2 (Banked, Section 7.2.11). 0x0235	0x00	
		OFFSET2		Block offset = 28
13.3	Port 2 Prepare Control	DP2 Prepare Control (Section 7.2.6). 0x0205	0x03	
		Reserved	0000 00	
		PREPARE_CHANNEL2 PREPARE_CHANNEL1	1	Channel commanded to prepare for activity Channel commanded to prepare for activity
13.4	Read Port 2 Prepare	DP2 Prepare Status (Section 7.2.5). 0x0204	0x00	
10.4	Status. Repeat until value is 0x00.	Reserved	0000 00	
		NOT FINISHED CHANNEL2	000000	 Channel finished
		NOT_FINISHED_CHANNEL1	0	Channel finished
13.5		-DP2 Channel Enable (Banked, Section 7.2.7). 0x0230	0x03	
	Bank 1	Reserved	0000 00	
			1	Channel enabled Channel enabled
0		CHANNEL_EN1	I	
_	figure Port 3 (S/PDIF data		0.54	
14.1	Bank 1	-DP3 Offset Control 1 (Banked, Section 7.2.10). 0x0334	0x54	
		OFFSET1		Block offset = 84
14.2	Bank 1	- DP3 Offset Control 2 (Banked, Section 7.2.11). 0x0335	0x00	
		OFFSET2		Block offset = 84
14.3	Port 3 Prepare Control	DP3 Prepare Control (Section 7.2.6). 0x0305	0x03	
		Reserved PREPARE_CHANNEL2	0000 00	
		PREPARE_CHANNEL2 PREPARE_CHANNEL1	1	Channel commanded to prepare for activity
14 4	Read Port 3 prepare	DP3 Prepare Status (Section 7.2.5). 0x0304	0x00	
	status. Repeat until value	Reserved	0000 00	
	is 0x00.	NOT FINISHED CHANNEL2	0000000	 Channel finished
_		NOT_FINISHED_CHANNEL1	0	Channel finished
14.5	Port 3 Channel Enable-	-DP3 Channel Enable (Banked, Section 7.2.7). 0x0330	0x03	
	Bank 1	Reserved	0000 00	
		CHANNEL_EN2	1	Channel enabled
000		CHANNEL_EN1	1	Channel enabled
SCF	P Frame Control—Bank 1	SCP Frame Control (Banked, Section 7.1.12). 0x0070	0x1B	Trigger bank switch to Bank 1
			0001 1	64 rows
		COLUMN_CONTROL	011	8 columns

5.3.2 SoundWire Power-Down Sequence with Clock Stop

Ex. 5-4 powers down ADC record, HP playback, and S/PDIF Tx playback from SoundWire. This example sequence is a minimum configuration specifically for Ex. 4-3. This sequence configures the CS42L42 for SWIRE_CLK = 12.288 MHz, 48-kHz sample-interval rate, and 64 x 8 SoundWire frame, as described in Ex. 4-3.

Different SWIRE_CLK, sample interval rates, or SoundWire frames may require additional configurations.

If clock stop is not used, omit Steps 10–15.



This procedure assumes that Bank 1 is the initial active SoundWire register bank.

Example 5-4. SoundWire Power-Down Sequence

1	Conf	TASK igure the DAC/ADC mixer	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	_	Mute Mixer A input.	Mixer Channel A Input Volume. 0x2301	0x3F	
	1.1	Mule Mixel A lipul.	Reserved	000	
			MIXER_CHA_VOL		 Input A is muted.
	12	Mute the mixer ADC	Mixer ADC Input Volume. 0x2302	0x3F	
	1.2	input.	Reserved	000	
		I	MIXER_ADC_VOL		— Mixer ADC input is muted.
	13	Mute Mixer B input.	Mixer Channel B Input Volume. 0x2303	0x3F	
	1.0	Mate Mixer B input.	Reserved	00	
			MIXER_CHB_VOL		 Input B is muted.
	1.4	Mute Channel A and B	HP Control. 0x2001	0x0F	
	1.4	inputs.	Reserved	0000	
		·	ANA MUTE B	1	— Channel B is muted.
			ANA MUTE A	1	Channel A is muted.
			FULE_SCALE_VOL	1	Full-scale volume is -6 dB for headphone outp
			Reserved	1	_
2	Disal	ble Port 1, 2, 3 channels			
	2.1		DP1–14 Channel Enable 0x0F20	0x00	
		(Port 1–14 Channel	Reserved	0000 00	_
		Enable–Bank 0)	CHANNEL EN2	0	Channel disabled
			CHANNEL_EN1	0	Channel disabled
	2.2	Write. Trigger bank	SCP Frame Control (Banked, Section 7.1.12). 0x0060) 0x1B	
		switch to Bank 0.	ROW CONTROL		64 rows
			COLUMN_CONTROL	011	8 columns
5	Depr	epare Ports 1–3			
		-	DP1–14 Prepare Control 0x0F05	0x00	
	0	Control	Reserved	0000 00	
			PREPARE CHANNEL2	0000000	Channel deactivated
			PREPARE CHANNEL1	Õ	Channel deactivated
	3.2	Read Port 1 Prepare	DP1 Prepare Status (Section 7.2.5). 0x0104	0x00	
		Status. Repeat until	Reserved	0000 000	ו
		value is 0x00.	NOT_FINISHED_CHANNEL1	0	Channel finished
	3.3	Read Port 2 Prepare	DP2 Prepare Status (Section 7.2.5). 0x0204	0x00	
		Status. Repeat until	Reserved	0000 00	
		value is 0x00.	NOT FINISHED CHANNEL2	0000000	Channel finished
			NOT_FINISHED_CHANNEL1	Ō	Channel finished
	3.4	Read Port 3 Prepare	DP3 Prepare Status (Section 7.2.5). 0x0304	0x00	
		Status. Repeat until	Reserved	0000 00	_
		value is 0x00.	NOT_FINISHED_CHANNEL2	0	Channel finished
			NOT_FINISHED_CHANNEL1	0	Channel finished
	Powe	er down S/PDIF	S/PDIF Control 1. 0x2801	0x01	
		mitter.	Reserved		Reserved
			SPDIF TX RAW	0	S/PDIF outputs 24-bit data with control info
			SPDIF ^T X ^{KAE}	Ō	Don't care
			SPDIF_TX_PDN	1	Power down S/PDIF transmitter
			Power Down Control 1. 0x1101	0xFE	
	mixe	r.	ASP DAO PDN	1	ASP output path powered down
			ASP DAI PDN	1	ASP SDOUT input path is powered down
			MIXER PDN	1	Mixer is powered down
				1	Equalizer powered down HPOUT powered down
			HP ⁻ PDN ADC PDN	1	ADC powered down
			Reserved	1	
			PDN_ALL	ò	Codec powered up
;	Powe	er down the ASP and	Power Down Control 2. 0x1102	0x8C	· ·
	SRC		Reserved	100	
			DISCHARGE FILT+	0	— FILT+ is not clamped to ground.
			SRC PDN OVERRIDE	1	SRC is powered down.
			ASP DAI1 PDN	1	ASP is powered down.
			DAC_SRC_PDNB ADC_SRC_PDNB	0	DAC SRC is powered down. ADC SRC is powered down.
				0	



Step	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
7	Power down the codec.	Power Down Control 1. 0x1101	0xFF	
		ASP_DAO_PDN	1	ASP output path is powered down.
		ASP_DAI_PDN	1	ASP input path is powered down.
		MIXER_PDN	1	Mixer is powered up.
		EQ_PDN	1	Equalizer powered down
		HP_PDN	1	HPOUT powered up.
		ADC_PDN Reserved	1	ADC powered up.
		PDN_ALL	1	Codec powered up.
8	Read PDN DONE to confirm	Codec Interrupt Status. 0x1308	0x01	
0	that the codec is completely	Reserved	0000 00	
	powered down. Repeat until	HSDET_AUTO_DONE	0000 00	HS detection is disabled or incomplete.
	value is 0x01	PDN_DONE	1	Power-down done.
9	Discharge the capacitor	Power Down Control 2. 0x1102	0x9C	
	attached to the FILT+ pin.	Reserved	100	
		DISCHARGE_FILT+	1	FILT+ is clamped to ground.
			1	SRC is powered down.
		ASP_DAI1_PDN	0	ASP is powered down.
		DAC_SRC_PDNB ADC_SRC_PDNB	0	DAC SRC is powered down. ADC SRC is powered down.
10	Configure switch from SCLK to	Oscillator Switch Control. 0x1107	0x00	ADC SITC IS powered down.
10	RCO.		0000 000	2
		Reserved SCLK_PRESENT	0000 000	SCLK not present
11	Confirm RCO is powered up.	Oscillator Switch Status. 0x1109	0x05	
	Read the Oscillator Switch	Reserved	0 0000	
	Status and repeat until the value reaches 0x05.	OSC_PDNB_STAT	1	RCO powered up
	value reaches 0x05.	OSC_SW_SEL_STAT	01	RCO selected for internal MCLK
12	Prepare for clock stop now	SCP System Control (Section 7.1.4) 0x0045	0x01	
		Reserved	0000	—
		WAKE_UP_ENABLE	0	Asynchronous wake disabled.
		CLOCK_STOP_MODE	0	Slave must not lose context in Clock Stop Mode.
		Reserved CLOCK STOP PREPARE	0 1	The CS42L42 is notified to prepare for clock stop.
13	Confirm device is ready for	SCP Control (Section 7.1.3) 0x0044	0x00	
	clock stop. Read SCP Control.	FORCE RESET	0	No action
	Repeat until CLOCK STOP	CURRENT BANK	Ő	Current register bank is Bank 0
	NOT_FINISHED is 0.	Reserved	00 00	
		CLOCK STOP NOW	0	Normal operation
		CLOCK STOP NOT FINISHED	0	Ready for clock stop
14	Send clock stop now	SCP Control (Section 7.1.3) 0x0044	0x02	
		FORCE RESET	0	No action
		CURRENT BANK	0	Current register bank is Bank 0
		Reserved	00 00	_ *
		CLOCK_STOP_NOW	1	Clock stops after one more frame.
		CLOCK_STOP_NOT_FINISHED rame and stops SWIRE_CLK at the frame bound	0	Ready for clock stop.

Example 5-4. SoundWire Power-Down Sequence (Cont.)

5.4 Page 0x30 Read Sequence

The following sequence is required to read from Page 0x30:

- 1. Power up Page 0x30 by clearing bit 7 of register 0x1102.
- 2. Enable Page 0x30 reads by writing the value 0x01 to register 0x1801.
- 3. Perform the read from Page 0x30.

5.5 PLL Clocking

Data-path logic is in the MCLK domain, where SCLK is expected to be 12 or 24 MHz. For clocking scenarios where ASP_SCLK is neither 12 nor 24 MHz, the PLL must be turned on to provide the desired internal MCLK. At startup, the system sets the SCLK bypass as default mode and switches to PLL output after it settles. PLL start-up time is a maximum of 1 ms.

5.6 Standby Mode and Headset Clamps

When the CS42L42 enters Standby Mode, headset clamps must first be disabled—HS_CLAMP_DISABLE = 1, see p. 138.



5.7 Detection Sequence from Wake

Ex. 5-5 is the procedure for implementing automatic headset-type detection from Standby Mode. Following a wake event, the system responds to the WAKE being asserted, the INT pin being asserted, or both (depending on WAKE/INT configuration) by taking the audio device out of Standby Mode, as shown in Steps 1–9.

Example 5-5. He	eadset Type and Load-Detection Sequence
-----------------	---

STEF			REGISTER/BIT FIELDS	VALUE	DESCRIPTION
-	Apply all relevant por	wer supplies			
	Apply a 12.0000-MH				
	Enable the MCLKINT	-	MCLK Control. 0x1009	0x00	
			Reserved	0000 00	_
			INTERNAL_FS	0	Internal sample rate is MCLKINT/250.
			Reserved	0	_
4	Make WAKE inactive).	Wake Control. 0x1B71	0xC0	
			M_MIC_WAKE ^{††} M_HP_WAKE ^{††}	1	Mask mic button detect wake. Mask HP detect wake.
			WAKEB_MODE ^{††}	0	WAKE latched low after a trigger event.
				0 0400	Reserved
_			WAKEB_CLEAR	0	Normal operation.
5	Set EVENT_STATUS values stored in VP of	5_SEL to brin	g Mic Detect Control 1. 0x1B75	0x5F	
	registers into VD_FIL		LATCH_TO_VP EVENT_STATUS_SEL	0	Enable setting of VP sticky status latches. Sticky processed status events are selected.
	registers.		HS_DETECT_LEVEL	01 1111	Detect percentage is set to default specified level.
6	Wait 2 µs.				
	Read the detect inter	rupt status re	egisters.		
	7.1 Monitor the H			0xXX	
	PLUG and HI	PDETECT_	HSBIAS SENSE	x	See Section 7.6.7 for decode.
	UNPLUG bits	S.	TIP SENSE PLUG	1	HP plug event has occurred.
			TIP_SENSE_UNPLUG	0	No HP unplug event has occurred.
			_	x xxxx	Reserved
	7.2 Read Detect	Interrupt	Detect Interrupt Status 2. 0x130A		
	Status 2 regis		DETECT TRUE FALSE	x	See Section 7.6.8 for decodes.
			DETECT_FALSE_TRUE	х	
				0	
			SHORT_RELEASE SHORT_DETECTED	X X	
8	Set and then clear W	AKEB CLEA	AR to enable normal WAKE output of		
	8.1 Set WAKEB	CLEAR.	Wake Control. 0x1B71	0xC1	
	-	-	M MIC WAKE ^{††}	1	Mask mic button detect wake.
			M HP WAKE #	1	Mask HP detect wake.
			WAKEB_MODE ^{††}	0 0 000	Output is latched low. Reserved
			WAKEB CLEAR	1	WAKE output deasserted.
	8.2 Clear WAKE	B CLEAR.	Wake Control. 0x1B71	0xC0	·····
		-	M MIC WAKE ^{††}	1	Mask mic button detect wake.
			M HP WAKE #	1	Mask HP detect wake.
			WAKEB_MODE ^{††}	0 0 000	Output is latched low. Reserved
			WAKEB_CLEAR	0	Normal WAKE output operation.
9	If Step 7 indicates an	HP plug eve	ent, continue with Step 10.		1 1
	Set LATCH TO VP	to enable VP		0x9F	
	domain register confi	iguration.	LATCH TO VP	1	Transfer VD_FILT fields to VP fields.
			EVENT STATUS SEL	0	Unprocessed status events are selected.
11	Configure the out-	otio boodact		01 1111	Detect percentage is set to default specified level.
11	Configure the automa		5.		
	11.1 Power up the	codec.	Power Down Control 1. 0x1101	0xFE	
			ASP_DAO_PDN ASP_DAI_PDN	1	ASP DAO is powered down. ASP DAI is powered down.
			MIXER_PDN	1	Mixer is powered down.
			EQ PDN	1	EQ is powered down.
			HP [_] PDN ADC PDN	1	HP is powered down. ADC is powered down.
			Reserved	1	
			PDN_ALL	Ó	Codec is powered up.
	-				



	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
11.2	Release FILT+ clamp to	Power Down Control 2. 0x1102	0x87	
	ground.	Reserved	100	
		DISCHARGE_FILT+ SRC_PDN_OVERRIDE	0 0	FILT+ is not clamped to ground. SRC is powered down, per smart logic.
		ASP DAI1 PDN	1	ASP DAI1 is powered down.
		DAC ⁻ SRC ⁻ PDN	1	DAC SRC is powered down.
		ADC_SRC_PDN	1	ADC SRC is powered down.
11.3	Configure the HP ground	DAC Control 2. 0x1F06	0x86	
	clamp and pull-down	HPOUT PULLDOWN	1000	Headphone pull-down resistor disabled
		HPOUT_LOAD [†]	0	1-nF Mode.
			1	Headphone clamp disabled
		DAC_HPF_EN Reserved	1 0	DAC HPF is enabled.
11.4	Configure the	Miscellaneous Detect Control. 0x1B74	0x07	
	headset-detection block.		000	Reserved
		DETECT MODE ^{††}	000	Detect mode set to inactive.
		HSBIAS CTRL 11	11	HSBIAS set to 2.7-V Mode.
		PDN_MIC_LVL_DETECT	1	Level detect is powered down.
11.5	Wait t _{startup} + t _{mb-rise} for the	e HSBIAS to ramp up, as specified in Tab	le 3-15, for	the HSBIAS to ramp up.
11.6	Configure the HSDET	Codec Interrupt Mask. 0x131B	0x01	
	AUTO_DONE interrupt	Reserved	0000 00	
	mask.	M_HSDET_AUTO_DONE	0	Interrupt is unmasked.
		M_PDN_DONE	1	Interrupt is masked.
11.7	Configure the HSDET	Headset Detect Control 2. 0x1120	0x80	
	mode to ensure initial	HSDET CTRL	10	HSDET mode set to automatic, disabled.
	conditions.	HSDET [_] SET	00	HS3 is GND, HS4 is HSBIAS (setting is ignored).
		HSBIAS_REF	0	HSx_REF is the ground reference.
		Reserved	0	
		HSDET_AUTO_TIME	00	Cycle time set to 10 µs.
11.8	Wait 100 µs.			
11.9	Configure HS DET	Headset Detect Control 1. 0x111F	0x77	
	comparator reference levels.	HSDET_COMP2_LVL	0111	Reference level is set to 2.00 V.
		HSDET_COMP1_LVL	0111	Reference level is set to 1.00 V.
11.10	- J	Headset Detect Control 2. 0x1120	0xC0	
	mode.	HSDET_CTRL	11	HSDET mode set to automatic, active.
		HSDET_SET	00	HS3 is GND, HS4 is HSBIAS (setting is ignored).
		HSBIAS_REF	0 0	HSx_REF is the ground reference.
		Reserved HSDET AUTO TIME	00	Cycle time set to 10 µs.
Servic	e the HSDET_AUTO_DONE			
12.1	Read HSDET_AUTO	Codec Interrupt Status. 0x1308	0x02	
12.1	DONE to confirm the			
	detection cycle is complete	Reserved B. HSDET AUTO DONE	0000 00 1	Autotype detect has completed the detection cycle.
	, , , , , , , , , , , , , , , , , , ,	PDN DONE	0	Codec is powered up.
12.2	Read the HSDET_TYPE to	Headset Detect Status. 0x1124	_	•••••• •• •• ••
12.2	confirm the headset type.	HSDET COMP2 OUT		Refer to Table 4-22 for decode.
	51	HSDET_COMP2_00T HSDET_COMP1_0UT	x x	Refer to Table 4-22 for decode.
		Reserved	0000	
		HSDET_TYPE	XX	Refer to Table 4-22 for decode.
12.3	Configure the HSDET	Headset Detect Control 2. 0x1120	0x80	
	mode.	HSDET CTRL	10	HSDET mode set to automatic, disabled.
		HSDET [_] SET	00	HS3 is GND, HS4 is HSBIAS (setting is ignored).
		HSBIAS_REF	0	HSx_REF is the ground reference.
			0	— Cycle time set to 10 up
16 1		HSDET_AUTO_TIME	00	Cycle time set to 10 µs.
ir neac		e switches are set to the appropriate state ected, continue with Step 14.	es automatio	cally. Go to Step To.
	own neadset type is not del			
lf a kn	atom manually determine			
lf a kno The sy	stem manually determines		0	
lf a kn	Set HSDET mode to	Headset Detect Control 2. 0x1120	0x40	
lf a kno The sy		Headset Detect Control 2. 0x1120 HSDET_CTRL	01	HSDET mode set to manual, active.
lf a kno The sy	Set HSDET mode to	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET	01 00	HS3 is GND, HS4 is HSBIAS (setting is ignored).
lf a kno The sy	Set HSDET mode to	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF	01 00 0	
lf a kno The sy	Set HSDET mode to	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF Reserved	01 00	HS3 is GND, HS4 is HSBIAS (setting is ignored). HSx_REF is the ground reference.
If a kno The sy 14.1	Set HSDET mode to Manual—Active.	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF Reserved HSDET_AUTO_TIME	01 00 0 0 00	HS3 is GND, HS4 is HSBIAS (setting is ignored).
lf a kno The sy	Set HSDET mode to Manual—Active.	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF Reserved HSDET_AUTO_TIME Headset Switch Control. 0x1121	01 00 0 00 00 0xA6	HS3 is GND, HS4 is HSBIAS (setting is ignored). HSx_REF is the ground reference. — Cycle time set to 10 µs.
If a kno The sy 14.1	Set HSDET mode to Manual—Active.	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF Reserved HSDET_AUTO_TIME Headset Switch Control. 0x1121 - SW REF_HSx ^{††}	01 00 0 00 0xA6 10	HS3 is GND, HS4 is HSBIAS (setting is ignored). HSx_REF is the ground reference. Cycle time set to 10 µs. Ref-to-HSx (HS3 closed; HS4 open)
If a kno The sy 14.1	Set HSDET mode to Manual—Active. Open the SW_HSB_HS3 switch and close SW_HSB	Headset Detect Control 2. 0x1120 HSDET_CTRL HSDET_SET HSBIAS_REF Reserved HSDET_AUTO_TIME Headset Switch Control. 0x1121 SW_REF_HSy tt	01 00 0 00 00 0xA6	HS3 is GND, HS4 is HSBIAS (setting is ignored). HSx_REF is the ground reference. — Cycle time set to 10 µs.

Example 5-5. Headset Type and Load-Detection Sequence (Cont.)



<u> </u>	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
14.3	Read the output of the	Headset Detect Status. 0x1124	_	
	HSDET comparator for the	HSDET COMP2 OUT	XX	Refer to Table 4-22 for decode.
	Type 1 headset result.	HSDET_COMP1_OUT	XX	Refer to Table 4-22 for decode.
		Reserved	00	_
		HSDET_TYPE	XX	Unused in this mode
14.4	Close the SW HSB HS3	Headset Switch Control. 0x1121	0x59	
	switch for a Type 2 headset		01	Ref-to-HSx (HS3 open; HS4 closed)
		SW HSB FILT HSx ^{††}	01	HSBIAS FILT-to-HSx (HS3 open; HS4 closed)
		SW HSB HSx Tt	10	HSBIAS-to-HSx (HS3 closed; HS4 open)
		SW_GNDHS_HSx ^{††}	01	GNDHS-to-HSx (HS3 open; HS4 closed)
14.5	Read the output of the	Headset Detect Status. 0x1124		
14.5	HSDET comparator for the			Defende Table 4.00 for decade
	Type 2 headset result.		XX	Refer to Table 4-22 for decode.
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	HSDET_COMP1_OUT Reserved	xx 00	Refer to Table 4-22 for decode.
		HSDET TYPE	xx	 Unused in this mode
Deee		— —		
-		rator reading, set all of the switches to		ate states.
15.1	Set switches.	Headset Switch Control. 0x1121	0xXX	
		SW REF HSx ^{††}	XX	See Section 7.4.13, "Headset Switch Control."
		SW HSB FILT HSx tt	XX	
		SW ⁻ HSB ⁻ HSx ⁺ t	XX	
		SW_GNDHS_HSx ^{††}	XX	
15.2	Set HSDET mode to	Headset Detect Control 2. 0x1120	0x00	
	Manual—Disabled.	HSDET CTRL	00	HSDET mode set to manual, disabled.
		HSDET_CTRL HSDET_SET	00	HSDET mode set to manual, disabled. HS3 is GND, HS4 is HSBIAS (setting is ignored).
		HSBIAS REF	00	HSX REF is the ground reference.
		Reserved	0	
		HSDET AUTO TIME	ŏŏ	Cycle time set to 10 µs.
If ovto	anal switches are used, set th			GNDHS HS3 and GNDHS HS4 after external switch sta
	et appropriately.	ern according to Table 4-20, making sc		
		DAC Control 2, 0x1E06	0,000	
Enabl	le the HPOUT ground clamp configure the HP pull-down		0x02	
anu c	oningure the the pull-down	HPOUT_PULLDOWN	0000	0.9 kΩ
		HPOUT_LOAD [†]	0	1-nF Mode.
			∩	
		HPOUT_CLAMP	0	Clamp to ground if channels are powered down
		DAC_HPF_EN	1	DAC HPF is enabled.
Note	: Several bits must be set to	DAC_HPF_EN Reserved d detection is initiated to ensure prope o ensure proper load detection; some	1 0 r compensation e are not exp	DAC HPF is enabled. on for the headphone amplifier. licitly set in the load-detect portion of the sequence
Note (Step (assu load- P A	Several bits must be set to is 19–31). This is because to uning that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = .DPTPWR = 100, ASR_RAT	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001.	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE	DAC HPF is enabled. on for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00,
Note (Step (assu load- P A	Several bits must be set to is 19–31). This is because to uning that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = .DPTPWR = 100, ASR_RAT	DAC_HPF_EN Reserved d detection is initiated to ensure prope o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1. HP_PDN = 1. ANA_MUTE_A = 1.	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE	DAC HPF is enabled. on for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00,
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uning that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = .DPTPWR = 100, ASR_RAT	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001.	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE	DAC HPF is enabled. on for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00,
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, IE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved. Power Down Control 1. 0x1101 ASP_DAO_PDN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved. Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAO_PDN MIXER_PDN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE atored to their 0xFE 1	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE atored to their 0xFE 1	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAO_PDN MIXER_PDN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE atored to their 0xFE 1	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE atored to their 0xFE 1	DAC HPF is enabled.
Note (Step (assu load- P Afte	Several bits must be set to is 19–31). This is because to uming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be res Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE ANA_MUTE tored to their 0xFE 1 1 1 1 1 1	DAC HPF is enabled. DAC HPF is enabled. In for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00, r previous values. ASP DAO is powered down. ASP DAO is powered down. Mixer is powered down. EQ is powered down. HP is powered down.
Note (Step (assu load- P A Afte Powe	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq IDN ALL = 0, ADC PDN = .DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 0	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq IDN ALL = 0, ADC PDN = .DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1874	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq IDN ALL = 0, ADC PDN = .DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, FE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 0 4 0x01 000	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq IDN ALL = 0, ADC PDN = .DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, IE = 0111, DSR_RATE = 0001. e, the fields listed above must be reserved Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAO_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE tt	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 0 0 4 0x01 000 0 0	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq IDN ALL = 0, ADC PDN = .DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 0 4 0x01 000	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete r down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE 11 HSBIAS_CTRL 11 PDN_MIC_LVL_DETECT	i o r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 0 4 0x01 000 000 000 1	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe Set H	Several bits must be set to s 19–31). This is because the iming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE tt HSBIAS_CTRL tt PDN_MIC_LVL_DETECT Class H Control. 0x1101	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 0 4 0x01 000 0 0 00 1 0x04	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe	Several bits must be set to s 19–31). This is because the iming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 0 4 0x01 000 0 0 0 1 0x04 0000 0	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe Set H Set A (±VC	Several bits must be set to is 19–31). This is because the iming that they have not be detection portion of the seq DN_ALL = 0, ADC_PDN = DPTPWR = 100, ASR_RAT er load detection is complete in down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.
Note (Step (assu load- P A fte Powe Set H Set A (±VC	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 0 4 0x01 000 0 0 0 1 0x04 0000 0	DAC HPF is enabled.
Note (Step (assu load- P A Afte Powe Set H Set A (±VC	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 0 4 000 0 000 0	DAC HPF is enabled.
Note (Step (assu load- P A fte Powe Set H Set A (±VC	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be res Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE †† HSBIAS_CTRL †† PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.
Note (Step (assu load P A Afte Powe Set H Set A (±VC Set th rates.	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP. SBIAS_CTRL to Hi-Z Mode.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE †† HSBIAS_CTRL †† PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.
Note (Step (assu load P A Afte Powe Set H Set A (±VC Set th rates.	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE t1 HSBIAS_CTRL t1 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE HP Load Detect Enable. 0x1927	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 0 4 0x01 000 0 0 0 0 1 0x04 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC HPF is enabled.
Note (Step (assu load P A Afte Powe Set H Set A (±VC Set th rates.	Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP. SBIAS_CTRL to Hi-Z Mode.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE 11 HSBIAS_CTRL 11 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE DSR_RATE HP Load Detect Enable. 0x1927 Reserved	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled. DAC HPF is enabled. The for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00, r previous values. ASP DAO is powered down. ASP DAO is powered down. Mixer is powered down. EQ is powered down. HP is powered down. ADC is powered down. ADC is powered down. Codec is powered up.
Note (Step (assu load-i P A Afte Powe Set H Set A (±VC Set th rates.	: Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP. SBIAS_CTRL to Hi-Z Mode.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). Howeve uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, TE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1B74 Reserved DETECT_MODE 11 HSBIAS_CTRL 11 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE DSR_RATE HP_Load Detect Enable. 0x1927 Reserved HP_LD_EN	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.
Note (Step (assu- load P A Afte Powe Set H Set A (±VC Set th rates. Enabl	: Several bits must be set to s 19–31). This is because the uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP. SBIAS_CTRL to Hi-Z Mode.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, IE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1874 Reserved DETECT_MODE 11 HSBIAS_CTRL 11 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE HP Load Detect Enable. 0x1927 Reserved HP_LD_EN HP Load Detect Done. 0x1926	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled. DAC HPF is enabled. The for the headphone amplifier. licitly set in the load-detect portion of the sequence ortion of the sequence or are the default values bit values listed below are set when beginning the E_B = 1, LATCH_TO_VP = 1, HSBIAS_CTRL = 00, r previous values. ASP DAO is powered down. ASP DAO is powered down. Mixer is powered down. EQ is powered down. HP is powered down. ADC is powered down. ADC is powered down. Codec is powered up.
Note (Step (assu load- P A Afte Powe Set H Set A (±VC Set th rates. Enabl	: Several bits must be set to s 19–31). This is because to uning that they have not be detection portion of the seq DN ALL = 0, ADC PDN = DPTPWR = 100, ASR_RAT er load detection is complete or down the HP. SBIAS_CTRL to Hi-Z Mode.	DAC_HPF_EN Reserved d detection is initiated to ensure proper o ensure proper load detection; some hese values are either set in the type en programmed otherwise). However uence: 1, HP_PDN = 1, ANA_MUTE_A = 1, IE = 0111, DSR_RATE = 0001. e, the fields listed above must be rese Power Down Control 1. 0x1101 ASP_DAO_PDN ASP_DAI_PDN MIXER_PDN EQ_PDN HP_PDN ADC_PDN Reserved PDN_ALL † Miscellaneous Detect Control. 0x1874 Reserved DETECT_MODE 11 HSBIAS_CTRL 11 PDN_MIC_LVL_DETECT Class H Control. 0x1101 Reserved ADPTPWR Soft Ramp Rate. 0x100A ASR_RATE DSR_RATE HP Load Detect Enable. 0x1927 Reserved HP_LD_EN HP Load Detect Done. 0x1926	1 0 r compensation e are not exp e-detection p r, ensure the ANA_MUTE stored to their 0xFE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DAC HPF is enabled.

Example 5-5. Headset Type and Load-Detection Sequence (Cont.)



Example 5-5. Headset Type and Load-Detection Sequence (Cont.)

ep <u>Task</u>	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
5 Read load R/C status.	Load-Detect R/C Status. 0x1925	0xXX	
	Reserved	000	
	CLA_STAT	х	HPOUT_LOAD is programmed according to the values
	Reserved	00	read back.
	RLA_STAT	XX	
6 Set HPOUT_LOAD according to	DAC Control 2. 0x1F06	0x0X	
CLA_STAT and RLA_STAT	HPOUT_PULLDOWN	0000	0.9 kΩ
values.	HPOUT_LOAD [†]	х	0: 1-nF Mode, 1: 10-nF Mode.
	HPOUT_CLAMP	0	Clamp to ground if channels are powered down
	DAC_HPF_EN	1	DAC HPF is enabled.
	Reserved	0	—
7 Restore ADPTPWR	Class H Control. 0x2101	0x07	
Adapt-to-Signal Mode.	Reserved	0000 0	_
	ADPTPWR	111	Adapt to signal.
	Miscellaneous Detect Control. 0x1B74	0x07	
Mode.	Reserved	000	—
	DETECT_MODE ^{††}	0 0	Detect mode set to inactive.
	HSBIAS_CTRL ^{††}	11	HSBIAS set to 2.7-V Mode.
	PDN_MIC_LVL_DETECT	1	Level detect is powered down.
9 Power up the HP again.	Power Down Control 1. 0x1101	0xF6	
	ASP DAO PDN	1	ASP DAO is powered down.
	ASP_DAI_PDN	1	ASP DAI is powered down.
	MIXĒR_PDN	1	Mixer is powered down.
	EQ_PDN	1	EQ is powered down.
	HP_PDN	0	HP is powered up.
	ADC_PDN	1	ADC is powered down.
	Reserved	1	
	PDN_ALL ††	0	Codec is powered up.
0 Set the analog and digital soft ramp	I	0xA4	
rates.	ASR_RATE	1010	Analog soft ramp is 33 Fs periods between steps.
	DSR_RATE	0100	Digital soft ramp is 8 Fs periods between steps.
1 Disable HP load detection.	HP Load Detect Enable. 0x1927	0x00	
	Reserved	0000 000	
	HP_LD_EN	0	HP load detect disabled.
2 Load detection is complete.			
3 Clear LATCH_TO_VP to disable	Mic Detect Control 1. 0x1925	0x1F	
VP domain register configuration.	LATCH_TO_VP	0	No transfer of VD_FILT fields to VP fields.
	EVENT_STATUS_SEL	0	Unprocessed status events are selected.
	HS_DETECT_LEVEL		Detect percentage is set to default specified level.
4 If necessary, set ADC1x_INV to	ADC Control. 0x1D01	0x0C	
correct the signal polarity.	Reserved	00	—
	ADC_NOTCH_DIS	0	ADC digital notch filter enabled.
	ADC_FORCE_WEAK_VCM	0	Normal operation
	Reserved	1	—
	ADC INV	1	ADC signal polarity inverted.
			, i e eignai pelainty interteur
	Reserved ADC_DIG_BOOST	0	No digital boost applied.

[†] Indicates bit fields for which the provided values are typical, but are not required for configuring the key functionality of the sequence. In the target application, these fields can be set as desired without affecting the configuration goal of this start-up sequence. The description of PDN ALL on p. 133 describes the interdependency between LATCH TO VP and PDN ALL.

^{††} Indicates bit fields for which changes do not take effect until LATCH TO VP is set.

VD_FILT/VL ESD Diode 5.8

Note the following:

- If VD_FILT is supplied externally, VL must be supplied before VD_FILT.
- If the internal LDO is enabled, it generates VD_FILT from VL. ٠
- If the LDO is disabled (DIGLDO_PDN asserted) and VD_FILT is supplied externally; however, the LDO diode could • be forward biased in cases where VD_FILT is supplied first.
- If the LDO is disabled and VD_FILT and VL are respectively powered via separate 1.2- and 1.8-V supplies, it is ٠ recommended to have an ESD diode between VD_FILT and VL.



5.9 External Output Switch Considerations

The CS42L42 headset interface can be used with two external switches tying HPOUTA/B to HPSENSA/B, thus using a closed-loop method that enables the headphone amplifier to include the switch impedance in its feedback point. This method can improve output performance if the guidelines listed in Section 4.4.2 are followed.

However, if these switches are used, HP_PDN (see p. 132) must be managed properly. HP_PDN must be set before opening these switches and the switches must be closed before clearing HP_PDN. If the headphone amplifier is still powered up while the switches are open, improper output occurs even if the headphone output is muted.



6 Register Quick Reference

Table 6-1 lists the register page addresses for each module. Section 4.8.9 describes how the page value maps to the address field (RegAddr[15:0]) for SoundWire read/write commands.

Module Group	Page	Module	Reference
SoundWire	0x00	Control port 0	Section 6.2 on p. 106
See Section 6.1.	0x01–0x03	Data ports 1–3 (See Table 4-10. "Base Addresses for Data Port Registers")	Section 6.3 on p. 107
	0x04–0x0E	Reserved	—
	0x0F	Data port 15 (See Table 4-10. "Base Addresses for Data Port Registers")	Section 6.3 on p. 107
Chip-Level	0x10	Global	Section 6.4 on p. 108
	0x11	Power-down and headset detect	Section 6.5 on p. 109
	0x12	Clocking	Section 6.6 on p. 110
	0x13	Interrupt	Section 6.7 on p. 110
	0x14	Reserved	—
	0x15	Fractional-N PLL	Section 6.8 on p. 112
	0x16–0x18	Reserved	—
	0x19	Headphone load detect	Section 6.9 on p. 112
	0x1A	Reserved	—
Analog Input	0x1B	Headset Interface	Section 6.10 on p. 112
	0x1C	Headset bias	Section 6.11 on p. 113
	0x1D	ADC	Section 6.12 on p. 113
	0x1E	Reserved	_
Analog Outputs	0x1F	DAC	Section 6.13 on p. 114
	0x20	HP control	Section 6.14 on p. 114
	0x21	Class H	Section 6.15 on p. 114
	0x22	Reserved	—
Internal Modules	0x23	Mixer volume	Section 6.16 on p. 114
	0x24	Equalizer	Section 6.17 on p. 115
	0x25	AudioPort interface	Section 6.18 on p. 115
	0x26	SRC	Section 6.19 on p. 116
	0x27	DMA	Section 6.20 on p. 116
Serial Ports	0x28	S/PDIF	Section 6.21 on p. 114
	0x29	ASP transmit	Section 6.22 on p. 117
	0x2A	ASP receive	Section 6.23 on p. 117
		Reserved	
ID registers	0x30	ID registers	Section 6.24 on p. 118
	0x31–0xFF	Reserved	

Table 6-1. Register Base Addresses

Notes:

- · Default values are shown below the bit field names.
- Default bits marked "x" are reserved or undetermined.
- Fields shown in red are controls that are also located in the VP power supply domain.
- Fields shown in turquoise are status indicators from the VP power supply domain that are selectively raw or sticky.
- Fields shown in orange are affected by the FREEZE bit (see p. 130).



6.1 SoundWire Address Maps

Table 6-2 provides the address maps for the SoundWire slave ports.

Table 6-2. Slave Control Port Register Address Ma	Table 6-2.	ddress Map
---	------------	------------

Address	Name	Banked?	Access Restrictions	Notes
0x0000-0x003F		—	None	—
0x0040	SCP Interrupt Status 1	No	R/W1C	Interrupt status
0x0041	SCP Interrupt Mask 1	No	None	Interrupt enable mask
0x0042-0x0043	Reserved	—	None	—
0x0044	SCP Control	No	None	Miscellaneous control
0x0045	SCP System Control	No	None	System control
0x0046	SCP Device Number	No	None	Device selection control
0x0047-0x004F	Reserved		None	—
0x0050	SCP Device ID 0	No	R/O	Device identification
0x0051	SCP Device ID 1	No	R/O	Device identification
0x0052	SCP Device ID 2	No	R/O	Device identification
0x0053	SCP Device ID 3	No	R/O	Device identification
0x0054	SCP Device ID 4	No	R/O	Device identification
0x0055	SCP Device ID 5	No	R/O	Device identification
0x0056-0x005F	Reserved		None	—
0x0060	SCP Frame Control	Yes (Bank 0)	W/O	(Bank 0) Controls frame shape (rows and columns)
0x0061-0x006F	Reserved		None	—
0x0070–0x007F	(Bank 1)	Yes (Bank 1)	Same as Bank 0	Bank 1 registers have the same bit definitions as corresponding Bank 0 registers at +0x60–+0x6F
0x0080-0x00BF	Reserved		None	—
0x00C0	General Interrupt Status 1 Register	No	R/O	CS42L42-defined interrupt status
0x00C1	General Interrupt Mask 1 Register	No	None	CS42L42-defined interrupt enable mask
0x00C2	General Interrupt Status 2 Register	No	R/O	CS42L42-defined interrupt status
0x00C3	General Interrupt Mask 2 Register	No	None	CS42L42-defined interrupt enable mask
0x00C4-0x00CF	Reserved		Reserved	Reserved
0x00D0	Memory Access Status		R/O	Memory access status
0x00D1	Memory Access Control		R/W	Memory access control
0x00D2	Memory Access Timeout		R/W1C	Memory access timeout control
0x00D3	Reserved		R/O	Reserved
0x00D4	Memory Read Last Address 0		R/O	Status registers reporting address of read through
0x00D5	Memory Read Last Address 1		R/O	the APB bridge via control-word command.
0x00D6-0x00D7	Reserved		R/O	Reserved
0x00D8	Memory Read Data	No	R/O	Last data value returned on a control-word read
0x00D9-0x00FF	Reserved		R/O	Reserved

Table 6-3. Data Port Registers Address Map

Address Offset	Name ¹	Banked?	Access Restrictions	Notes
+0x00-+0x01	Reserved	—	_	—
+0x02	DPn Port Control	No	None	Miscellaneous port control functions (PortFlowMode optional)
+0x03	DPn Block Control 1	No	None	Word length
+0x04	DP <i>n</i> Prepare Status	No	R/O	Channel prepare status
+0x05	DPn Prepare Control	No	None	Channel prepare control
+0x06-+0x1F	Reserved	—	—	—
+0x20	DP <i>n</i> Channel Enable	Yes	None	Bank 0 channel enables
+0x21	Reserved	—	—	_
+0x22	DPn Sample Control 1	Yes	None	Bank 0 payload control
+0x23	DPn Sample Control 2	Yes	None	Bank 0 payload control
+0x24	DPn Offset Control 1	Yes	None	Bank 0 payload control
+0x25	DPn Offset Control 2	Yes	None	Bank 0 payload control
+0x26	DPn Horizontal Control	Yes	None	Bank 0 payload control
+0x27	DPn Block Control 3	Yes	None	Bank 0 payload control
+0x28-+0x2F	Reserved	—	—	—
+0x30-+0x37	(Bank 1)	Yes	Same as Bank 0	Bank 1 registers have the same bit definitions as corresponding Bank 0 registers at +0x20–+0x2F
+0x38-+0xFF	Reserved	—		_

1. For real data ports, n is in the range 1–3.



6.2 Slave Control Port Registers

				Slave Control Po	ort Registers				
Address	Function	7	6	5	4	3	2	1	0
0x0000-0x003F			-		-	_			-
0x0040	SCP Interrupt Status	—	PORT3_ CASCADE	PORT2_ CASCADE	PORT1_ CASCADE	—	GEN_INT CASCADE	STAT_BUS_ CLASH	STAT_PARITY
p. 119		0	0	0	0	0	0	0	0
0x0041	SCP Interrupt Mask 1	-		-				MASK_BUS_ CLASH	MASK_PARITY
- 110		0	0		_	0	0		2/W
p. 119 0x0042–0x0043	Reserved	0	0	0	0	0	0	0	0
0x0042 0x0040	SCP Control	FORCE_ RESET	CURRENT_ BANK		-	_		CLOCK_ STOP_NOW	CLOCK_STOP NOT_FINISHED
		W/O	R/O		R/			W/O	R/O
p. 119		0	0	0	0	0	0	0	1
0x0045	SCP System Control		-	_		WAKE_UP_ ENABLE R/W	CLOCK_ STOP_MODE R/W	_	CLOCK_STOP_ PREPARE R/W
p. 120		0	0	0	0	0	0	0	0
0x0046	SCP Device	-	_	GRO	UP_ID		DEVICE_	NUMBER	4
	Number	_	_				R/W		
p. 120		0	0	0	0	0	0	0	0
0x0047-0x0049					-	_			
0x0050	SCP Device ID 0		—	ION (DeviceID[4	R	/0	, , , , , , , , , , , , , , , , , , ,	eviceID[43:40])	
p. 121		0	0	0	0	0	0	See	p. 121
0x0051	SCP Device ID 1					/0			
p. 121		0	0	0	0	0	0	0	1
0x0052	SCP Device ID 2			MIPI_M		/0			
p. 121		1	1	1	1	1	0	1	1
0x0053	SCP Device ID 3				PART_ID [15:8] (R	(DeviceID[23:16 /O])		
p. 121		0	1	0	0	0	0	1	0
0x0054	SCP Device ID 4				PART_ID [7:0] (
100						/0			
p. 122 0x0055	SCP Device ID 5	1	0	0	0	0 eviceID[7:0])	0	1	1
0x0055	SCF Device ID 5					/O			
p. 122		0	0	0	0	0	0	0	0
0x0056-0x005F	Reserved	-			-	_			
0x0060	SCP Frame Control			ROW_CONTRO	L		CC	DLUMN_CONTF	ROL
						/0			
p. 122	-	0	0	0	0	0	0	0	0
0x0061-0x00BF 0x00C0	Reserved General Interrupt	GEN_INT_	1		-	_			1
0x00C0	Status 1 Register	STAT2 CASCADE			-	_			SCP_IMP_ DEF1
	[R/O				_			R/W1C
p. 122		0	0	0	0	0	0	0	0
0x00C1	General Interrupt Mask 1 Register				_				M_SCP_IMP_ DEF1
p. 123		0	0	0	0	0	0	0	R/W 0
0x00C2	General Interrupt	U	U	U	U	U	-	U INT STAT	U
0x00C2	Status 2 Register			—			INT_STAT_ LATE_RESP	TIMEOUT_	—
				_			R/W1C	R/W1C	—
p. 123		0	0	0	0	0	0	0	0
0x00C3	General Interrupt Mask 2 Register			_			M_LATE_ RESP	M_ TIMEOUT_ ERR	_
							R/W	R/W	
	1 4	-	-	-	-	-	1 .		
p. 123		0	0	0	0	0	0	0	0



			5	Slave Control P	ort Registers						
Address	Function	7	6	5	4	3	2	1	0		
0x00D0	Memory Access Status		-	_		LAST_LATE	CMD_IN_ PROGRESS	CMD_DONE	RDATA_RDY		
			-	_			R	/0			
p. 124		0	0	0	0	0	0	0	0		
0x00D1	Memory Access				_			LATE	_RESP		
	Control				_			R/W	R/W		
p. 124		0	0	0	0	0	0	0	1		
0x00D2	Memory Access Timeout		-	_		TIMEOUT_ DISABLE		TIMEOUT_CTR	L		
			-	_			R	/W			
p. 125		0	0	0	0	0	0	0	0		
0x00D3	Reserved					_					
	Memory Read Last		MEM_READ_LAST_ADDR[7:0]								
	Address 0		R/O								
p. 125		0	0	0	0	0	0	0	0		
0x00D5	Memory Read Last				MEM_READ_L	AST_ADDR[15:8]				
	Address 1										
p. 125		0	0	0	0	0	0	0	0		
0x00D6-0x00D7	Reserved					_					
	Memory Read					D_DATA[7:0]					
	Data 0				F	R/O					
p. 125		0	0	0	0	0	0	0	0		
0x00D9-0x00FF	Reserved					_					

6.3 Slave Data Port 1–3, 15 Registers

Port 1 base address = 0x0100; Port 2 base address = 0x0200; Port 3 base address = 0x0300; Port 15 base address = 0x0F00

			S	lave Data Port	1-3, 15 Registers				
Address	Function	7	6	5	4	3	2	1	0
+0x00	DPn Interrupt Status				_			STAT_PORT_ READY	STAT_TEST_ FAIL
					_			R/	W1C
p. 125		0	0	0	0	0	0	0	0
+0x01	DP <i>n</i> Interrupt Mask				_			PORT_ READY_M	TEST_FAIL_M
					_				R/W
p. 126		0	0	0	0	0	0	0	0
+0x02	DPn Port Control		—		INVERT_BANK	PORT_D	ATA_MODE		_
			—				R/W		
p. 126		0	0	0	0	0	0	0	0
+0x03	DPn Block Control 1		_				_LENGTH		
		-	_			F	R/W		
p. 126		0	0	0	0	0	0	0	0
+0x03-+0x04	Reserved				_				
+0x04	DP <i>n</i> Prepare Status				_			NOT FINISHED CHANNEL2	NOT FINISHED CHANNELT
					R/C)			
p. 127		0	0	0	0	0	0	0	0
+0x05	DP <i>n</i> Prepare Control				_			PREPARE CHANNEL2	PREPARE CHANNEL1
					R/V	V			
p. 127		0	0	0	0	0	0	0	0
+0x06-+0x1F	Reserved				_				
+0x20	DP <i>n</i> Channel Enable				_			CHANNEL_ EN2	CHANNEL_EN1
					R/V				
p. 127		0	0	0	0	0	0	0	0
+0x21	Reserved				_				
+022	DP <i>n</i> Sample Control 1	SAMPLE_INTERVAL_LOW R/W							
p. 127		0	0	0	0	0	0	0	1
+0x23	DP <i>n</i> Sample Control 2				SAMPLE_INTE				
					R/V		-		
p. 128		0	0	0	0	0	0	0	0



			Sla	ve Data Port 1-	3, 15 Registers	5			
Address	Function	7	6	5	4	3	2	1	0
+0x24	DPn Offset				OF	FSET1	•		
	Control 1					R/W			
p. 128		0	0	0	0	0	0	0	0
+0x25	DPn Offset				OF	FSET2			
	Control 2					R/W			
p. 128		0	0	0	0	0	0	0	0
+0x26	DPn Horizontal		HST	ART			H	STOP	
	Control					R/W			
p. 128		0	0	0	0	0	0	0	0
+0x27	DPn Block Control 3				_				BLOCK PACKING MODE
					_				R/W
p. 129		0	0	0	0	0	0	0	0
)x28-+0xFF	Reserved					_	•	•	

6.4 Global Registers

			Pa	ge 0x10—Glo	bal Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE		-	•
		0	0	0	1	0	0	0	0
0x01	Device ID A and B (Read Only)		DEVID	A				VIDB	
p. 129	(Read Only)	0	1	0	0	0	0	1	0
0x02	Device ID C and D	DEVIDC DEVIDD							
p. 129	(Read Only)	1	0	1	0	0	1	0	0
0x03	Device ID E and F		DEVID	ЭЕ				—	
p. 129	(Read Only)	0	0	1	0	x	х	х	х
0x04	Reserved				-	_			
		x	x	х	х	x	х	х	х
0x05	Revision ID (Read		AREV	ID			MTL	REVID	
p. 129	Only)	x	x	х	х	x	х	х	х
0x06	Freeze Control				_				FREEZE
p. 130		0	0	0	0	0	0	0	0
0x07	Serial Port SRC	Ŭ	-	Ū	EQ BYPASS	I2C_DRIVE	ASP DRIVE	SRC	SRC
0.01	Control					LO_DIAVE		BYPASS_DAC	BYPASS_AD
p. 130		0	0	0	1	0	0	0	0
0x08	MCLK Status (Read Only)				_			INTERNAL_ FS_STAT	—
p. 130		0	0	0	0	0	0	х	0
0x09	MCLK Control				_			INTERNAL_FS	—
p. 131		0	0	0	0	0	0	1	0
0x0A	Soft Ramp Rate		ASR_RA	ATE			DSR	_RATE	•
p. 131		1	0	1	0	0	1	0	0
0x0B	Slow Start Enable	_	SLO	DW_START_E	EN			_	
p. 131		0	1	1	1	0	0	0	0
)x0C-0x0D	Reserved				-	_			
		x	x	x	х	x	х	х	х
0x0E	I ² C Debounce		SDA_DBNC_CN		I2C_SDA DBNC_EN		C_SCL_DBNC_C		I2C_SCL DBNC_EN
p. 132		1	0	0	0	1	0	0	0
0x0F	I ² C Stretch				I2C_ST	RETCH			
p. 132		0	0	0	0	0	0	1	1
0x10	I ² C Timeout	MAS_I2C_ NACK	MAS_TO_DIS	MAS_	TO_SEL	ACC_TO_DIS		ACC_TO_SEL	
p. 132		1	0	1	1	0	1	1	1
0x11-0x7F	Reserved		1		-	_			
		x	x	х	х	x	x	x	х



6.5 Power-Down and Headset-Detect Registers

	I ² C Addre	ss: 10010(AD1)(Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
Address	Function	7	Page 0x11—P 6	ower-Down and 5	Headset-Detec	t Registers	2	1	0
0x00	Control Port Page	'	0	5	-	AGE	2	1	Ŭ
0,100	oonnorr orr ago	0	0	0	1	0	0	0	1
0x01	Power Down Control 1	ASP_DAO_	ASP_DAI_	MIXER_PDN	EQ_PDN	HP_PDN	ADC_PDN	—	PDN_ALL
n 100		PDN	PDN	1	1	1	4	1	1
p. 132 0x02	Power Down Control 2	1	1	1	DISCHARGE	1 SRC PDN	1 ASP DAI1	1 DAC SRC	1 ADC SRC
0x02			—		FILT+	OVERRIDE	PDN	PDNB	PDNB
p. 133		1	0	0	0	0	1	0	0
0x03	Power Down Control 3	—	SW_CLK_ST	P_STAT_SEL	-		VPMON_ PDNB	RING_ SENSE_PDNB	
p. 134		0	0	1	0	0	0	0	0
0x04	Ring Sense Control 1	_	RING	-		HSBIAS_FILT_	HP_REF_RS	RS_TRIM_T	RS_TRIM_R
	_		SENSE_PU_ HIZ			REF_RS			
p. 134		0	1	0	0	0	0	0	0
0x05	Ring Sense Control 2	TS_RS_GATE		-	-			-	-
p. 135		0	0	0	0	0	0	0	0
0x06	Reserved				-	_			
		x	х	x	х	х	x	x	х
0x07	Oscillator Switch				_				SCLK
105	Control		0	0	0	0	0	0	PRESENT
p. 135	Reserved	0	0	0	0	0	0	0	0
0x08	i vesei veu	, v							
0x09	Oscillator Switch	x	Х	х	X	Х	X OSC PDNB	X OSC SW	X SEL STAT
0.03	Status (Read Only)						STAT	000_01/	
p. 135		0	0	0	0	0	1	0	1
0x0A-0x11	Reserved				-	_			
		x	х	x	x	х	x	x	х
0x12	Ring Sense Control 3	RS_INV	RS_PU_EN	RS_	FALL_DBNCE_	TIME	RS_	RISE_DBNCE_T	IME
p. 135		0	0	0	1	1	0	1	1
0x13	Tip Sense Control 1	TS_INV	—	_	FALL_DBNCE_	TIME		RISE_DBNCE_T	IME
p. 136		0	0	0	1	1	0	1	1
0x 14	Reserved				-				
0.45	Tin Canad/Ding Canad	x	x	x	х	X TS UNPLUG	x TS PLUG	x RS UNPLUG	x RS PLUG
0x15	Tip Sense/Ring Sense Indicator Status (Read		-	_		DBNC	DBNC	DBNC	DBNC
p. 136	Only)	0	0	0	0	x	х	x	х
0x16-0x1E	Reserved				-	—			
		x	x	x	х	x	x	x	x
0x1F	Headset Detect Control 1			OMP2_LVL				OMP1_LVL	
p. 136		0	1	1	1	0	1	1	1
0x20	Headset Detect Control 2	HSDET			T_SET	HSBIAS_REF	—		UTO_TIME
p. 137		0	0	0	0	0	0	0	0
0x21	Headset Switch Control	SW_REF_HS3	SW_REF_HS4	SW_HSB_ FILT_HS3	SW_HSB_ FILT_HS4	SW_HSB_HS3	SW_HSB_HS4	SW_GNDHS_ HS3	SW_GNDHS_ HS4
p. 137		1	1	1	1	0	0	1	1
0x 22–0x23	Reserved					_		1	
		x	x	x	х	х	x	x	x
0x24	Headset Detect Status	HSDET_ COMP2_OUT	HSDET_ COMP1_OUT					HSDET	_TYPE
p. 138	(Read Only)	x	x	0	0	0	x	x	x
0x 25–0x28	Reserved	~	~	, , , , , , , , , , , , , , , , , , ,			~	^	~
		x	x	х	x	x	х	x	x
0x29	HS Clamp Disable				_				HS CLAMP
			c	-	-	-	-	-	DISABLE
p. 138	Paparied	0	0	0	0	0	0	0	0
0x2A-0x7F	Reserved				-				
		Х	X	x	х	Х	х	x	x



6.6 Clocking Registers

	I ² C Address	s: 10010(AD1)		ough 10010(AD1)(Page 0x12—Cloci		Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE	l		
	5	0	0	0	1	0	0	1	0
0x01	MCLK Source Select			-	_			MCLKDIV	MCLK_SRC_ SEL
p. 138		0	0	0	0	0	0	0	0
0x02	S/PDIF Clock Configuration		_		SPDIF_CLK_DI	/	SPDIF_LRCK_ SRC_SEL	SPDIF_LRCK_ CPOL	-
p. 138		0	0	0	0	0	0	0	0
0x03	FSYNC Pulse Width			•	FSYNC_PULS	SE_WIDTH_LB		•	•
p. 139	Lower Byte	0	0	0	0	0	0	0	0
0x04	FSYNC Pulse Width			_			FSYN	C_PULSE_WID1	H_UB
p. 139	Upper Byte	0	0	0	0	0	0	0	0
0x05	FSYNC Period Lower				FSYNC_P	ERIOD_LB			
p. 139	Byte	1	1	1	1	1	0	0	1
0x06	FSYNC Period Upper			_			FSYNC_PI	ERIOD_UB	
p. 139	Byte	0	0	0	0	0	0	0	0
0x07	ASP Clock Configuration 1		_	ASP_SCLK_ EN	ASP HYBRĪD_ MODE	ASP_SCPOL_ IN_ADC	ASP_SCPOL_ IN_DAC	ASP_LCPOL_ OUT	ASP_LCPOL_ IN
p. 140		0	0	0	0	0	0	0	0
0x08	ASP Frame		_		ASP_STP	ASP_5050		ASP_FSD	
p. 140	Configuration	0	0	0	1	0	0	0	0
0x09	Fs Rate Enable			_			FS_	_EN	
p. 140		0	0	0	0	0	0	0	0
0x09	Fs Rate Enable			-	_			FS	_EN
p. 140		0	0	0	0	0	0	0	0
0x0A	Input ASRC Clock			_	_			CLK_IAS	RC_SEL
p. 141	Select	0	0	0	0	0	0	0	0
0x0B	Output ASRC Clock			-	_			CLK_OA	SRC_SEL
p. 141	Select	0	0	0	0	0	0	0	0
0x0C	PLL Divide			-	_			SCLK_	PREDIV
p. 141	Configuration 1	0	0	0	0	0	0	0	0
0x0D-0x7F	Reserved				-	_		1	
		x	x	x	x	x	x	x	x

6.7 Interrupt Registers

			Р	age 0x13—Int	errupt Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE			
		0	0	0	1	0	0	1	1
0x01	ADC Overflow				_				ADC_OVFL
p. 141	Interrupt Status (Read Only)	0	0	0	0	0	0	0	х
0x02	Mixer Interrupt Status (Read Only)		_	_		EQ_BIQUAD_ OVFL	EQ_OVFL	MIX_CHA_ OVFL	MIX_CHB_ OVFL
p. 141		0	0	0	0	х	х	x	х
0x03	SRC Interrupt Status		-	_		SRC_OUNLK	SRC_IUNLK	SRC_OLK	SRC_ILK
p. 142	(Read Only)	0	0	0	0	x	x	x	х
0x04	ASP RX Interrupt Status (Read Only)		—		ASPRX_OVLD	ASPRX_ ERROR	ASPRX_LATE	ASPRX_ EARLY	ASPRX NOLRCK
p. 142		0	0	0	х	x	х	x	x
0x05	ASP TX Interrupt Status (Read Only)		-	_		ASPTX_ SMERROR	ASPTX_LATE	ASPTX_ EARLY	ASPTX NOLRCK
p. 143		0	0	0	0	x	х	x	х
0x06–0x07	Reserved				-				
		х	x	х	х	х	х	х	х
0x08	Codec Interrupt Status (Read Only)				_			HSDET_ AUTO_DONE	PDN_DONE
p. 143		0	0	0	0	0	0	x	х



	I ² C Addres	ss: 10010(AD1)(/1 1	igh 10010(AD1)(, ,	Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
Address	Function	7	Р 6	age 0x13—Interi 5	4	3	2	1	0
0x09	Detect Status 1 (Read	HSBIAS	TIP_SENSE_	TIP_SENSE_	4	5		1	
0703	Only)	SENSE	PLUG	UNPLUG					
p. 143		х	х	х	х	x	х	х	x
0x0A	Detect Status 2 (Read Only)	DETECT_ TRUE_FALSE	DETECT_ FALSE_TRUE		—		HSBIAS_HIZ	SHORT_ RELEASE	SHORT DETECTED
p. 144		х	x	х	х	х	х	x	x
0x0B	SRC Partial Lock Interrupt Status (Read	—	DAC_UNLK	ADC_UNLK	-	_	DAC_LK	—	ADC_LK
p. 144	Only)	х	х	х	х	х	х	x	х
0x0C	Reserved				-	_			
		х	х	х	х	x	х	x	x
0x0D	VPMON Interrupt				_				VPMON_TRIP
p. 145	(Read Only)	0	0	0	0	0	0	0	x
0x0E	PLL Lock (Read Only)				_				PLL_LOCK
p. 145		0	0	0	0	0	0	0	x
0x0F	Tip/Ring Sense Plug/		-	_		TS_UNPLUG	TS_PLUG	RS_UNPLUG	RS_PLUG
p. 145	Unplug Interrupt Status (Read Only)	х	х	x	х	х	х	х	х
0x10–0x15	Reserved				-	_			
		х	х	х	х	х	х	х	х
0x16	ADC Overflow Interrupt Mask				—				M_ADC_OVFL
p. 145	interrupt Mask	0	0	0	0	0	0	0	1
0x17	Mixer Interrupt Mask		-	_		M_EQ_ BIQUAD_ OVFL	M_EQ_OVFL	M_MIX_CHA_ OVFL	M_MIX_CHB_ OVFL
p. 146		0	0	0	0	1	1	1	1
0x18	SRC Interrupt Mask		-	_		M_SRC_ OUNLK	M_SRC_ IUNLK	M_SRC_OLK	M_SRC_ILK
p. 146		0	0	0	0	1	1	1	1
0x19	ASP RX Interrupt Mask		—		M_ASPRX_ OVLD	M_ASPRX_ ERROR	M_ASPRX_ LATE	M_ASPRX_ EARLY	M_ASPRX_ NOLRCK
p. 146		0	0	0	1	1	1	1	1
0x1A	ASP TX Interrupt Mask		-			M_ASPTX_ SMERROR	M_ASPTX_ LATE	M_ASPTX_ EARLY	M_ASPTX_ NOLRCK
p. 147		0	0	0	0	1	1	1	1
0x1B	Codec Interrupt Mask			-	-			M_HSDET AUTO_DONE	M_PDN_ DONE
p. 147		0	0	0	0	0	0	1	1
0x1C	SRC Partial Lock		M_DAC_UNLK	M_ADC_UNLK	-	_	M_DAC_LK	—	M_ADC_LK
p. 147	Interrupt Mask	0	1	1	1	1	1	1	1
0x1D	Reserved		I.		-	_	L	L	
		0	0	0	0	0	0	0	0
0x1E	VPMON Interrupt Mask				—				M_VPMON_ TRIP
p. 148		0	0	0	0	0	0	0	1
0x1F	PLL Lock Mask				_				M_PLL_LOCK
p. 148	Tip/Ring Sense Plug/	0	0	0	0	0 M TS	0 M_TS_PLUG	0 M RS	1 M_RS_PLUG
0x20	Unplug Interrupt Mask		-	_		UNPLUG	W_IS_PLUG	UNPLUG	
p. 148		0	0	0	0	1	1	1	1
0x21–0x7F	Reserved	0	0	0	-	0	0	0	0



6.8 Fractional-N PLL Registers

	I ² C Address:	10010(AD1)	(AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (V	Write); 10010(AD1	l)(AD0)1 = 0x95	5 (Read)	
			Page	0x15—Fraction	al-N PLL Regist	ers			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	AGE			
		0	0	0	1	0	1	0	1
0x01	PLL Control 1				—				PLL_START
p. 148		0	0	0	0	0	0	0	0
0x02	PLL Division Fractional				PLL_DIV	_FRAC[7:0]			•
p. 149	Byte 0	0	0	0	0	0	0	0	0
0x03	PLL Division Fractional				PLL_DIV_	FRAC[15:8]			
p. 149	Byte 1	0	0	0	0	0	0	0	0
0x04	PLL Division Fractional				PLL DIV I	FRAC[23:16]			
p. 149	Byte 2	0	0	0	0	0	0	0	0
0x05	Division Integer	0	•	0		/_INT[7:0]	Ŭ	Ŭ	Ŭ
p. 149	2 moior integer	0	1	0	0	0	0	0	0
0x06–0x07	Reserved	0	I	0	0	0	0	0	0
0,00 0,01			x	×.		x			
0x08	PLL Control 3	Х	X	Х	X		X	Х	x
					-				-
p. 149		0	0	0	1	0	0	0	0
0x09	Reserved					_			
		х	х	х	х	х	х	х	х
0x0A	PLL Calibration Ratio				PLL_CA	AL_RATIO			
p. 149		1	0	0	0	0	0	0	0
0x0B-0x1A	Reserved					_			
		х	х	х	х	x	х	х	x
0x1B	PLL Control 4				_			PLL	_MODE
p. 149		0	0	0	0	0	0	1	1
0x1C-0x7F	Reserved							1	
		x	x	x	x	x	x	х	x
		~	~	~	~	~	~	~	~

6.9 HP Load Detect Registers

			Page	0x19—HP Lo	ad Detect Registe	rs			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE	•		•
		0	0	0	1	1	0	0	1
0x01–0x24	Reserved				-	_			
		х	х	х	х	x	х	х	х
0x25	Load Detect R/C		_		CLA_STAT	-	_	RL	A_STAT
p. 150	Status (Read Only)	0	0	0	0	0	0	0	0
0x26	HP Load Detect Done (Read Only)								HPLOAD_ DET_DONE
p. 150		0	0	0	0	0	0	0	0
0x27	HP Load Detect				_				HP_LD_EN
p. 150	Enable	0	0	0	0	0	0	0	0
0x28–0x7F	Reserved				-	_			•
		х	х	х	х	х	х	х	х

6.10 Headset Interface Registers

	I ² C Addre	ess: 10010(AD1)	AD0)[R/W] throu	igh 10010(AD1)(AD0)0 = 0x94 (\	Write); 10010(AD	1)(AD0)1 = 0x95	5 (Read)	
			Page	0x1B—Headset	Interface Regist	ters			
Address	Function	7	6	5	4	3	2	1	0
0x00 Control Port Page PAGE									
		0	0	0	1	1	0	1	1
0x01-0x6F	Reserved				-	_			
		х	x	х	x	х	х	х	х



	I ² C Addre	ss: 10010(AD1)(AD0)[R/W] throu	igh 10010(AD1)(AD0)0 = 0x94 ((Write); 10010(AD	1)(AD0)1 = 0x95	(Read)	
			Page (0x1B—Headset	nterface Regis	sters			
Address	Function	7	6	5	4	3	2	1	0
0x70	HSBIAS Sense and Clamp Autocontrol	HSBIAS SENSE_EN	AUTO_ HSBIAS_HIZ	TIP_SENSE_ EN		_	HS	BIAS_SENSE_1	RIP
p. 150		0	0	0	0	0	0	1	1
0x71	Wake Control	M_MIC_WAKE	M_HP_W AKE	WAKEB_ MODE		-	_		WAKEB_ CLEAR
p. 151		1	1	0	0	0	0	0	0
0x72	ADC Disable Mute	ADC_ DISABLE_S0_ MUTE				_			
p. 151		0	0	0	0	0	0	0	0
0x73	Tip Sense Control	TIP_SEN	SE_CTRL	TIP_SENSE_ INV		_		TIP_SENSE	_DEBOUNCE
p. 151		0	0	0	0	0	0	1	0
0x74	Miscellaneous Detect Control		—		DETEC	CT_MODE	HSBIAS	S_CTRL	PDN_MIC_ LVL_DETECT
p. 152		0	0	0	0	0	0	1	1
0x75	Mic Detect Control 1	LATCH_TO_ VP	EVENT STATUS_SEL			HS_DETE	CT_LEVEL		
p. 152		0	0	0	1	1	1	1	1
0x76	Mic Detect Control 2	D	EBOUNCE_TIM	E			_		
p. 153		0	0	1	0	1	1	1	1
0x77	Detect Status 1 (Read Only)	TIP_SENSE	HSBIAS CLAMPHĪZ			-	_		
p. 153		x	х	0	х	х	х	х	х
0x78	Detect Status 2 (Read			-	_			HS_TRUE	SHORT_TRUE
p. 153	Only)	x	х	х	х	0	х	х	х
0x79	Detect Interrupt Mask 1	M_HSBIAS_ SENSE	M_TIP_ SENSE_PLUG	M_TIP_ SENSE_ UNPLUG			—		
p. 154		1	1	1	0	0	0	0	0
0x7A	Detect Interrupt Mask 2	M_DETECT_ TRUE_FALSE	M_DETECT_ FALSE_TRUE		_		M_HSBIAS_ HIZ	M_SHORT_ RELEASE	M SHORT DETECTED
p. 154		1	1	1	1	1	1	1	1
0x7B-0x7F	Reserved					_	•	•	•
		х	х	х	х	х	х	х	х

6.11 Headset Bias Registers

			Pag	e 0x1C—Heads	et Bias Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PAG	E			
		0	0	0	1	1	1	0	0
0x01–0x02	Reserved				_				
		x	x	x	x	х	x	x	х
0x03	Headset Bias Control	HSBIAS_ CAPLESS_EN	-	_	HSBIAS_PD	-	_	HSBIAS	S_RAMP
p. 154		1	1	0	0	0	0	1	0
0x04–0x7F	Reserved	•			· _			•	
		x	х	х	х	x	x	х	х

6.12 ADC Registers

				Page 0x1D—AI	DC Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PAG	ЭЕ			
		0	0	0	1	1	1	0	1
0x01	ADC Control 1	-	_	ADC_NOTCH_ DIS	ADC_FORCE_ WEAK_VCM	_	ADC_INV	_	ADC_DIG_ BOOST
p. 155		0	0	0	0	0	0	0	0
0x02	ADC Soft-Ramp Enable			_	·		ADC SOFTRAMP_ EN		_
p. 155		0	0	0	0	0	0	1	0



				Page 0x1D—AD	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x03	ADC Volume				ADC	C_VOL			
p. 155		0	0	0	0	0	0	0	0
0x04	ADC Wind-Noise Filter and HPF Control	_		ADC_WNF_CF		ADC_WNF_ EN	ADC_H	HPF_CF	ADC_HPF_EN
p. 156		0	1	1	1	0	0	0	1
0x05–0x7F	Reserved					<u> </u>			
		х	х	х	х	х	х	х	х

6.13 DAC Registers

	I ² C Addre	ss: 10010(AD1)	(ADU)[K/W] throu		-	(Write); 10010(AD1)(ADU)1 = 0x9	b (Read)	
				Page 0x1F—DA	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page					PAGE		•	
		0	0	0	1	1	1	1	1
0x01	DAC Control 1			-	-			DACB_INV	DACA_INV
p. 156		0	0	0	0	0	0	0	0
0x02-0x05	Reserved					—			
		x	х	х	х	х	х	x	х
0x06	DAC Control 2		HPOUT_P	ULLDOWN		HPOUT_LOAD	HPOUT_ CLAMP	DAC_HPF_EN	_
p. 156		0	0	0	0	0	0	1	0
0x07–0x7F	Reserved					_			
		х	х	х	х	х	х	х	х

6.14 HP Control Registers

	Page 0x20—HP Control Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x00	Control Port Page				PA	AGE							
		0	0	1	0	0	0	0	0				
0x01	HP Control		ANA_MUTE_B ANA_MUTE_A FULL_SCALE_										
p. 157		0	0	0	0	1	1	0	1				
x02–0x7F	Reserved					<u> </u>							
		0	0	0	0	0	0	0	0				

6.15 Class H Registers

			F	age 0x21—Clas	s H Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page		•	•	PA	GE		•	
		0	0	1	0	0	0	0	1
0x01	Class H Control			_			ADPTPWR		
p. 157		0	0	0	0	0	1	1	1
0x02–0x7F	Reserved				-	_			
		x	х	х	х	х	х	х	х

6.16 Mixer Volume Registers

			Pag	e 0x23—Mixer \	Volume Register	s			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE		•	
		0	0	1	0	0	0	1	1
0x01	Mixer Channel A Input	-	_			MIXER_0	CHA_VOL		
p. 157	Volume	0	0	1	1	1	1	1	1
0x02	Mixer ADC Input	-	_			MIXER_/	ADC_VOL		
p. 158	Volume	0	0	1	1	1	1	1	1
0x03	Mixer Channel B Input	-	_			MIXER_0	CHB_VOL		
p. 158	Volume	0	0	1	1	1	1	1	1



	I ² C Addre	ss: 10010(AD1)(/	AD0)[R/W] throu	igh 10010(AD1)(A	AD0)0 = 0x94 (W	rite); 10010(AD1	l)(AD0)1 = 0x95	(Read)	
			Pag	e 0x23—Mixer Vo	olume Registers				
Address	Function	7	6	5	4	3	2	1	0
0x04–0x7F	Reserved				_	-			
		x	х	х	х	х	х	х	х

6.17 Equalizer Registers

					alizer Registers	Write); 10010(AD1	··· ·		
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	AGE		•	•
		0	0	1	0	0	1	0	0
0x01	Equalizer Filter				EQ_CO	EF_IN[7:0]			
p. 158	Coefficient Input 0	0	0	0	0	0	0	0	0
0x02	Equalizer Filter				EQ_COE	F_IN[15:8]			
p. 158	Coefficient Input 1	0	0	0	0	0	0	0	0
0x03	Equalizer Filter				EQ COEI	F IN[23:16]	-		
p. 158	Coefficient Input 2	0	0	0	0	0	0	0	0
0x04	Equalizer Filter	0	0	0	-	F IN[31:24]	0	0	0
p. 158	Coefficient Input 3	0	0	0	-		0	0	0
	December	0	0	0	0	0	0	0	0
0x05	Reserved					_			
		x	Х	х	х	Х	Х	X	X
0x06	Equalizer Filter Coefficient Read/Write				_			EQ_WRITE	EQ_READ
p. 158	ocomoloni ritoda, vinto	0	0	0	0	0	0	0	0
0x07	Equalizer Filter Coefficient Output				EQ_COEI	F_OUT[7:0]			
p. 158	0(Read Only)	0	0	0	0	0	0	0	0
0x08	Equalizer Filter				EQ_COEF	_OUT[15:8]			
p. 159	Coefficient Output 1 (Read Only)	0	0	0	0	0	0	0	0
0x09	Equalizer Filter				EQ COEF	OUT[23:16]			
p. 159	Coefficient Output 2	0	0	0	0	0	0	0	0
0x0A	(Read Only)	0	0	0		_OUT[31:24]	0	0	0
	Coefficient Output 3	0	0	0			0	0	0
p. 159	(Read Only)	0	0	0	0	0	0	0	0
0x0B	Equalizer Initialization Status (Read Only)				—				EQ_INIT_ DONE
p. 159		0	0	0	0	0	0	0	0
0x0C	Equalizer Start Filter								EQ START
0.00	Control								FILTER
p. 159		0	0	0	0	0	0	0	0
0x0D	Reserved				-	_			
		x	х	х	x	х	х	х	х
0x0E	Equalizer Input Mute				_				EQ_MUTE
p. 159	Control	0	0	0	0	0	0	0	0
0x0F–0x7F	Reserved					_			1
		х	x	x	0	x	x	x	х

6.18 AudioPort Interface Registers

			Page 0x	25—AudioP	ort Interface Regist	ers			-
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PAG	θE	- -		
		0	0	1	0	0	1	0	1
0x01	Serial Port Receive					SP_RX	CHB_SEL	SP_RX_	CHA_SEL
p. 160	Channel Select	0	0	0	0	0	1	0	0
0x02	Serial Port Receive Isochronous Control	_	SP_RX_ RSYNC		SP_RX_NSB_POS	6	SP_RX_NFS_ NSBB	SP_RX_IS	SOC_MODE
p. 160		0	0	0	0	0	1	0	0
0x03	Serial Port Receive		· _ ·				SP_RX_FS		
p. 160	Sample Rate	1	0	0	0	1	1	0	0
0x04	S/PDIF Channel Select			SPDIF_CHB_SEL				SPDIF_0	CHA_SEL
p. 161		0	0	0	0	1	1	1	0



			Page 0x	25—AudioPor	t Interface Regist	ers				
Address	Function	7	6	5	4	3	2	1	0	
0x05	Isochronous Control RSYNC							NFS_ SP_TX_ISOC_MOD		
p. 161		0	0	0	0	0	1	0	0	
0x06	Serial Port Transmit						SP_TX_FS			
p. 161	Sample Rate	1	1	0	0	1	1	0	0	
0x07	S/PDIF/SoundWire			SPDI	F_RES	SW_R	ES_INPUT	SW_RES	OUTPUT	
p. 162	Control 1	0	0	1	1	1	1	1	1	
x08–0x7F	Reserved				_	-				
		х	x	x	x	х	х	х	х	

6.19 SRC Registers

	I ² C Addres	ss: 10010(AD1)(AD0)[R/W] throu	ugh 10010(AD1)((AD0)0 = 0x94 (Write); 10010(AD	1)(AD0)1 = 0x95	(Read)	
				Page 0x26—SR	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page		•		P/	AGE	•	•	
		0	0	1	0	0	1	1	0
0x01	SRC Input Sample		_				SRC_SDIN_FS		
p. 162	Rate	0	1	0	0	0	0	0	0
0x02-0x08	Reserved					_			
		х	x	х	х	х	х	x	х
0x09	SRC Output Sample		_				SRC_SDOUT_F	S	
p. 162	Rate	0	1	0	0	0	0	0	0
0x0A-0x7F	Reserved				•	_			
		х	x	х	х	х	х	x	х

6.20 DMA Registers

	I ² C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94 (Write); 10010(AD1)(AD0)1 = 0x95 (Read) Page 0x27—DMA Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x00	Control Port Page		•	•	PA	GE	•						
		0	0	1	0	0	1	1	1				
0x01	Soft Reset Reboot												
p. 162		0	0	0	1	1	1	0	0				
0x02–0x7F	Reserved				-	_							
		х	х	х	х	х	х	х	х				

6.21 S/PDIF Registers

	I ² C Addr	ess: 10010(AD1)(AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (W	/rite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
				Page 0x28—S/P	DIF Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PAG	GE			
		0	0	1	0	1	0	0	0
0x01	S/PDIF Control 1			_			SPDIF_TX_ RAW	SPDIF_TX_ KAE	SPDIF_TX_ PDN
p. 163		0	0	0	0	0	0	0	1
0x02	S/PDIF Control 2	SPDIF_TX_L	SPDIF_TX_ PRO	SPDIF_TX_ AUDIOB	SPDIF_TX_CP	SPDIF_TX_ PRE	SPDIF_TX_ VCFG	SPDIF_TX_V	SPDIF_TX_ DIGEN
p. 163		0	0	0	0	0	0	0	0
0x03	S/PDIF Control 3	—				SPDIF_TX_CC	•	•	
p. 164		0	0	0	0	0	0	0	0
0x04	S/PDIF Control 4			_				SPDIF_TX_STAT	
p. 164		0	1	0	0	0	0	1	0
0x05–0x7F	Reserved				_	_			
		x	x	x	x	x	x	x	х



6.22 Serial Port Transmit Registers

	I ² C Addres	s: 10010(AD1)(AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (V	Write); 10010(AD	1)(AD0)1 = 0x	95 (Read)	
			Page 0	x29—Serial Por	t Transmit Regis	sters			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	AGE			
		0	0	1	0	1	0	0	1
0x01	ASP Transmit Size and Enable				_			ASP_TX_2FS	ASP_TX_EN
p. 165	Ellable	0	0	0	0	0	0	0	0
0x02	ASP Transmit Channel Enable			-	_			ASP_TX CH2_EN	ASP_TX_ CH1_EN
p. 165		0	0	0	0	0	0	0	0
0x03	ASP Transmit Channel Phase and Resolution	ASP_TX_ CH1_AP	ASP_TX_ CH2_AP	-	_	ASP_TX_	CH2_RES	ASP_TX_	CH1_RES
p. 165		0	0	0	0	1	1	1	1
0x04	ASP Channel 1 Transmit Bit Start MSB				_				ASP_TX CH1_BIT_ST_ MSB
p. 165		0	0	0	0	0	0	0	0
0x05	ASP Channel 1				ASP_TX_CH				
p. 165	Transmit Bit Start LSB	0	0	0	0	0	0	0	0
0x06	ASP Transmit Hi-Z and	-	_	ASP_T	K_DRV_Z	ASP_TX	HIZ_DLY	-	_
p. 166	Delay Configuration	0	0	0	0	0	0	0	0
0x07-0x09	Reserved				-				
		x	x	x	x	x	х	x	x
0x0A	ASP Channel 2 Transmit Bit Start MSB				_				ASP_TX CH2_BIT_ST_ MSB
p. 166		0	0	0	0	0	0	0	0
0x0B	ASP Channel 2				ASP_TX_CH2	2_BIT_ST_LSB			
p. 166	Transmit Bit Start LSB	0	0	0	0	0	0	0	0
0x0C-0x7F	Reserved				-	_			
		0	0	0	0	0	0	0	0

6.23 Serial Port Receive Registers

	I ² C Addres	ss: 10010(AD1)(AD0)[R/W] throu	igh 10010(AD1)	AD0)0 = 0x94 (V	Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
			Page 0	x2A—Serial Por	t Receive Regis	ters			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE			
		0	0	1	0	1	0	1	0
0x01	ASP Receive DAI0 Enable	ASP_RX1_ CH2_EN	ASP_RX1_ CH1_EN	ASP_RX0_ CH4_EN	ASP_RX0_ CH3_EN	ASP_RX0_ CH2_EN	ASP_RX0_ CH1_EN	ASP_RX1_ 2FS	ASP_RX0_ 2FS
p. 166		0	0	0	0	0	0	0	0
0x02	ASP Receive DAI0 Channel 1 Phase and	_	ASP_RX0_ CH1_AP		_	_		ASP_RX0	_CH1_RES
p. 167	Resolution	0	0	0	0	0	0	1	1
0x03	ASP Receive DAI0 Channel 1 Bit Start MSB				_				ASP_RX0 CH1_BIT_ST_ MSB
p. 167		0	0	0	0	0	0	0	0
0x04	ASP Receive DAI0				ASP_RX0_CH	1_BIT_ST_LSB			
p. 167	Channel 1 Bit Start LSB	0	0	0	0	0	0	0	0
0x05	ASP Receive DAI0 Channel 2 Phase and	_	ASP_RX0_ CH2_AP		-	_		ASP_RX0	_CH2_RES
p. 167	Resolution	0	0	0	0	0	0	1	1
0x06	ASP Receive DAI0 Channel 2 Bit Start MSB				_				ASP_RX0_ CH2_BIT_ST_ MSB
p. 167		0	0	0	0	0	0	0	0
0x07	ASP Receive DAI0				ASP_RX0_CH	2_BIT_ST_LSB			•
p. 168	Channel 2 Bit Start LSB	0	0	0	0	0	0	0	0
0x08	ASP Receive DAI0 Channel 3 Phase and	—	ASP_RX0_ CH3_AP		-	_		ASP_RX0	_CH3_RES
p. 168	Resolution	0	0	0	0	0	0	1	1



	I ² C Addres	s: 10010(AD1)	AD0)[R/W] throug	gh 10010(AD1)	(AD0)0 = 0x94 (V	Write); 10010(AD [,]	l)(AD0)1 = 0x9	5 (Read)	
			Page 0x	2A—Serial Po	rt Receive Regis	sters			
Address	Function	7	6	5	4	3	2	1	0
0x09	ASP Receive DAI0 Channel 3 Bit Start MSB				_				ASP_RX0_ CH3_BIT_ST_ MSB
p. 168		0	0	0	0	0	0	0	0
0x0A	ASP Receive DAI0				ASP_RX0_CH	3_BIT_ST_LSB			
p. 168	Channel 3 Bit Start LSB	0	0	0	0	0	0	0	0
0x0B	ASP Receive DAI0 Channel 4 Phase and	—	ASP_RX0_ CH4_AP		-	_		ASP_RX	0_CH4_RES
p. 168	Resolution	0	0	0	0	0	0	1	1
0x0C	ASP Receive DAI0 Channel 4 Bit Start MSB		·		_			·	ASP_RX0 CH4_BIT_ST_ MSB
p. 169		0	0	0	0	0	0	0	0
0x0D	ASP Receive DAI0				ASP_RX0_CH	4_BIT_ST_LSB			•
p. 169	Channel 4 Bit Start LSB	0	0	0	0	0	0	0	0
0x0E	ASP Receive DAI1 Channel 1 Phase and	_	ASP_RX1_ CH1_AP		-	_		ASP_RX	1_CH1_RES
p. 169	Resolution	0	0	0	0	0	0	1	1
0x0F	ASP Receive DAI1 Channel 1 Bit Start MSB				—				ASP_RX1_ CH1_BIT_ST_ MSB
p. 169		0	0	0	0	0	0	0	0
0x10	ASP Receive DAI1 Channel 1 Bit Start				ASP_RX1_CH	1_BIT_ST_LSB			
p. 169	LSB	0	0	0	0	0	0	0	0
0x11	ASP Receive DAI1 Channel 2 Phase and	_	ASP_RX1_ CH2_AP		-	_		ASP_RX	1_CH2_RES
p. 170	Resolution	0	0	0	0	0	0	1	1
0x12	ASP Receive DAI1 Channel 2 Bit Start MSB				_				ASP_RX1_ CH2_BIT_ST_ MSB
p. 170		0	0	0	0	0	0	0	0
0x13	ASP Receive DAI1				ASP_RX1_CH	2_BIT_ST_LSB			·
p. 170	Channel 2 Bit Start LSB	0	0	0	0	0	0	0	0
0x14-0x7F	Reserved				-	_			
		x	x	x	x	x	x	x	x

6.24 ID Registers

				Page 0x30—ID	Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE		•	
		0	0	1	1	0	0	0	0
0x01–0x13	Reserved	_							
		х	х	х	х	х	х	х	х
0x14	Subrevision				SUBRE	VISION			
p. 170		х	х	х	х	х	х	х	х
0x15–0x7F	Reserved	—							
		х	х	х	х	х	х	х	х

7 Register Descriptions

The tables in this section give bit assignments, definitions, and default states after power-up or reset. Reserved register fields must maintain default states. Section 6 describes the red, turquoise, and orange indicators.



7.1 SoundWire Control Port 0 Registers

7.1.1 SCP Interrupt Status 1

		inte	in upt Otutu	51					
	7		6	5	4	3	2	1	0
	_	PORT3_ CASCADE		PORT2_ CASCADE	PORT1_ CASCADE	_	GEN_INT_ CASCADE	STAT_BUS_ CLASH	STAT_PARITY
				R	/0			R/W1C	R/W1C
Defa	ult 0		0	0	0	0	0	0	0
Bits	Name				C	Description			
7	—	Reser	ved						
6:4	PORTx_	Port x	cascade. Indicat	es whether at lea	ist one unmasked	d interrupt conditi	on is set in the co	rresponding DPr	interrupt status
	CASCADE	-				e DP <i>n</i> interrupt s	-		
			0 (Default) No unmasked interrupt conditions in the DP <i>n</i> interrupt status register 1 At least one unmasked interrupt condition in DP <i>n</i> interrupt status register						
3	_	Reser	Reserved						
2	GEN_INT_ CASCADE					e unmasked inter ource in the gene			interrupt status
1	STAT_ BUS_ CLASH	corres A syn	Bus clash status. Indicates whether an interrupt is pending due to detection of a bus clash on the SoundWire bus. If the orresponding mask bit is set, this event can generate an interrupt. Writing a 1 to the bit clears it and its associated interrupt. A sync loss reset does not clear the bit.						
			efault) No bus c us collision detec	ollision detected. ted					
0	STAT_ PARITY					on the SoundWire nd its associated			
			efault) No parity arity error detecte						

7.1.2 SCP Interrupt Mask 1

Address Base + 0x41

Address Base + 0x40

	7	6	5	4	3	2	1	0
			_	-			MASK_BUS_CLASH	MASK_PARITY
			_	-			R/W	R/W
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	_	Reserved
1	MASK_	Bus clash mask. Determines whether a bus collision event generates an interrupt
	BUS_ CLASH	0 (Default) A bus collision does not generate an interrupt. 1 A bus collision generates an interrupt.
0	MASK_	Bus parity error mask. Determines whether a parity error event generates an interrupt
	PARITY	0 (Default) A parity error does not generate an interrupt. 1 A parity error generates an interrupt.

7.1.3 SCP Control

	7	6 5 4 3 2 1		0				
	FORCE_RESET	CURRENT_BANK		-	_		CLOCK_STOP_NOW	CLOCK_STOP_NOT_FINISHED
	W/O	R/O		R	/0		W/O	R/O
Default	0	0	0	0	0	0	0	1

Bits	Name	Description						
7	FORCE_	ce reset (write only). Used to trigger an internal reset. See Section 4.17 for details.						
	RESET	0 (Default) No action 1 Force internal reset.						
6		urrent bank. Identifies the current register bank.						
	BANK	0 (Default) current register bank is Bank 0 1 Current register bank is Bank 1						
5:2	—	Reserved						



Bits	Name	Description
1	CLOCK_	Clock stop now (write only). Informs the slave whether the master is shutting down the SoundWire clock at the end of the
	STOP_	next frame.
	NOW	0 (Default) Normal operation 1 Clock stops after one more frame. The master is shutting down the SoundWire clock at the end of the next SoundWire frame. The master sends one more frame, which contains a Ping command where the master owns all payload data bit slots. The clock is stopped after the falling edge of the clock for that frame. The asynchronous wake event is allowed to propagate to the data pin only while the clock is stopped. To enter clock stop, the SoundWire master must first set CLOCK_STOP_PREPARE and wait for CLOCK_STOP_NOT_FINISHED to be cleared before setting this bit.
0	CLOCK_ STOP_ NOT_ FINISHED	Clock stop not finished. Indicates whether the chip completed any necessary shutdown sequence and is ready for the SoundWire master to set CLOCK_STOP_NOW and shut down the SoundWire clock. The encoding allows a SoundWire group read to identify when all SoundWire slaves are ready to enter Clock Stop State. 0 Ready for clock stop. 1 (Default) Not finished with state transition requested by the current value of CLOCK_STOP_PREPARE.

7.1.4 SCP System Control

	7 6 5 4		3	3 2		0		
	_			WAKE_UP_ENABLE	CLOCK_STOP_MODE	_	CLOCK_STOP_PREPARE	
		_	-		R/W	R/W	—	R/W
Default	0	0	0	0	0	0	0	0

Bits	Name	Description					
7:4	_	Reserved					
3	WAKE_ UP_	Clock Stop Mode wake-up enable. Used to enable asynchronous wake from Clock Stop Mode when an S0 button press, headphone plug, or headphone unplug occurs.					
	ENABLE	0 (Default) Asynchronous wake disabled. 1 Asynchronous wake enabled.					
2	CLOCK_	Clock Stop Mode. Allow the SoundWire slave to lose context coming out of Clock Stop Mode.					
	STOP_ MODE	0 (Default) Slave must not lose context in Clock Stop Mode 1 Slave loses context and triggers a SoundWire hard reset on exit from Clock Stop Mode					
1	—	Reserved					
0	CLOCK_ STOP_ PREPARE	Clock stop prepare. Indicates whether the SoundWire master intends to stop the SoundWire clock. See Section 4.8.13. 0 (Default) Clock stop not requested. 1 The CS42L42 is notified to prepare for clock stop.					

7.1.5 SCP Device Number

Address Base + 0x46

Address Base + 0x45

	7	6	5	4	3	2	1	0
	-	—	GROL	JP_ID		DEVICE_	NUMBER	
	-	_			R	/W		
Default	0	0	0	0	0	0	0	0

Note: This register can be written only if SoundWire slave has enumeration on. See note in Section 7.1.8.

Bits	Name	Description
7:6	_	Reserved
5:4	GROUP_ ID	Group ID. Indicates whether this SoundWire slave device is addressed by a shared group alias in addition to commands targeted to its own device number.
		00 (Default) Normal, not in a shared group. 01 Group 12: The device reacts to any command directed to the DevAddr = 12 alias. 10 Group 13: The device reacts to any command directed to the DevAddr = 13 alias. 11 Reserved
3:0	DEVICE_ NUMBER	Device number. This value is compared with the DevAddr field in the control word to determine whether the command is directed to this device. Attempts to write to this bit are ignored if the SoundWire slave is not in the Enumeration ON State. See note in Section 7.1.8.
		0000–1011 Valid device numbers (0–11 decimal). 1100–1111 Reserved



7.1.6 SCP Device ID 0

	7	6	5	4	3	2	1	0	
	SC	OUNDWIRE_VERS	ION (DeviceID[47:	44])	INSTANCE (DeviceID[43:40]				
				F	R/O				
Default	0	0	0	0	0	0	х	х	

Note: A read of this register puts the SoundWire Slave in the Enumeration ON State. If enumeration is ON, reads of the SCP device ID registers return the Device ID values and writes to the SCP device number register are allowed. If enumeration is OFF, reads of the device ID registers return a zero and writes to the SCP device number register do not complete. If a bus clash is detected while the device ID read data is placed on the SoundWire bus, the SoundWire slave drops out of enumeration (enumeration turns OFF) and remaining bits of the read operation return zero.

Bits	Name	Description
7:4	VERSION	SoundWire version. Indicates the version of the MIPI SoundWire Specification supported by the device. A value is returned only if enumeration is ON. A zero is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned. 0000 Pre– <i>MIPI SoundWire Specification, v 1.0</i> 0001 Compliant to <i>MIPI SoundWire Specification, v 1.0</i> .
3:0		Instance. Used to indicate the instance of the device if there are multiple copies of the same device on the SoundWire bus. A value is returned only if enumeration is ON; a zero is returned if it is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned. INSTANCE[3:2] default = 00 INSTANCE[1:0] indicate the AD1/AD0 pin values latched on reset, which are idle when SoundWire is selected.

7.1.7 SCP Device ID 1

Address Base + 0x51

Address Base + 0x52

Address Base + 0x50

	7	6	5	4	3	2	1	0
			MIPI_MA	NUFACTURER_I	[15:8] (DeviceI	D[39:32])		
	R/O							
Defau	ult 0	0	0	0	0	0	0	1
Bits	Name		Description					
7:0	MIPI_MANUFACTURER MIPI manufacturer's device ID upper byte. (Cirrus Logic is 0x01FA). The value is returned only if							

ID[15:8] ID[

7.1.8 SCP Device ID 2

	7	6	5	4	3	2	1	0	
	MIPI_MANUFACTURER_ID[7:0] (DeviceID[31:24])								
	R/O								
Default	1	1	1	1	1	0	1	0	

Bits	Name	Description
7:0	MIPI_	This is a read only field reporting the lower byte of the unique MIPI Manufacturer's device ID value. The MIPI
	MANUFACTURER_	Manufacturer ID for Cirrus Logic is 0x01FA.
		A value is returned only when enumeration is ON. A zero is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned.

7.1.9 SCP Device ID 3

	7	6	5	4	3	2	1	0	
	PART_ID [15:8] (DEVICEID[23:16])								
	R/O								
Default 0 1 0 0 0 0 1								0	

Bits	Name	Description
7:0	(DEVICEID[23:16])	Part ID upper byte. Unique ID for each device. The value can be read only while the SoundWire Slave is in Enumeration ON State. A zero is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned. Part ID = 4242



7.1.10 SCP Device ID 4



1.1.											
	7	6	5	4	3	2	1	0			
				PART_ID [7:0] (D	eviceID[15:8])						
R/O											
Defa	ult 1	0	0	0	0	0	1	1			
Bits	Name	Ι		·	Description						
7:0	PART ID[7:0]										
		(a)[1] (a) [a) [a) [b] (b) [b) (b) [b]									

 	i ar b lonor byte. Chique le fer each action. The faile can be foud only thise are beautified elare le in are	
(DeviceID[15:8])	Enumeration ON state. A zero value is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire	
	bus clash in the middle of a read, a partial value may be returned.	
	Part ID = 4242	1

7.1.11 SCP Device ID 5

	7	6	5	4	3	2	1	0		
				CLASS[7:0] (I	DeviceID[7:0])					
	R/O									
Defau	ılt O	0	0	0	0	0	0	0		
Bits	Bits Name Description									
7:0		LASS[7:0] Class. Reserved to indicate the device class. A value is returned only if enumeration is ON. A zero is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned.								

7.1.12 SCP Frame Control

Address Base + 0x60 Address Base + 0x70 (Banked)

Address Base + 0x55

	7	6	5	4	3	2	1	0	
			ROW_CONTROL		COLUMN_CONTROL				
	W/O								
Default									

Note: A write to this register in the inactive bank triggers bank switch at the end of the current frame. A write to the Bank 0 register can trigger a bank switch to Bank 0. A write to the Bank 1 register can trigger a bank switch to Bank 1.

Bits	Name			Descr	iption							
7:3		completion of the fram Writes to the inactive b	ows per frame. Selects the number of rows in the frame. This field automatically updates with frame size detected at ompletion of the frame synchronization search. Writes to this register change the frame shape at the end of the next frame. Irites to the inactive banked version of this register trigger a bank switch at the end of the next frame, regardless of whether is register contents have changed.									
		ROW_CONTROL	Number of Rows	ROW_CONTROL	Number of Rows	ROW_CONTROL	Number of Rows					
		0x00	48	0x08	96	0x10	192					
		0x01	50	0x09	100	0x11	200					
		0x02	60	0x0A	120	0x12	240					
		0x03	64	0x0B	128	0x13	256					
		0x04	75	0x0C	150	0x14	72					
		0x05	80	0x0D	160	0x15	144					
		0x06	125	0x0E	250	0x16	90					
		0x07	147	0x0F	Reserved	0x17	180					
2:0		Writes to this register register trigger a bank	olumns per frame. Automatically updates with frame size detected at completion of the frame synchronization search. /rites to this register change the frame shape at the end of the next frame. Writes to the inactive banked version of this register trigger a bank switch at the end of the next frame regardless of whether the register contents have changed. 000 (Default) 2 Columns 001 4 Columns 111 16 Columns									

7.1.13 General Interrupt Status 1

7 6 5 4 3 2 1 0 GEN_INT_STAT2_CASCADE — SCP_IMP_DEF1 P/O — PAN4C

		R/O				_			R/W1C
Default 0		0	0	0	0	0	0	0	0
Bits	Name				Descript	tion			

7	7	GEN_INT_	General interrupt status cascade. Reports any unmasked interrupt conditions in the general interrupt status 2 register.
		STAT2_ CASCADE	 0 (Default) No unmasked interrupted condition detected. 1 Unmasked interrupt condition asserted



Address Base + 0xC1

Address Base + 0xC2

Address Base + 0xC3

Bits	Name	Description
6:1	_	Reserved
0	SCP_IMP_ DEF1	 SCP implementation defined 1. The combined interrupt from the interrupt controller is connected to this bit. 0 (Default) Interrupt not asserted. 1 Interrupt condition asserted

7.1.14 General Interrupt Mask 1

	7	6	5	4	3	2	1	0
				—				M_SCP_IMP_DEF1
				—				R/W
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	—	Reserved
0		 Status bit interrupt enable 1. Enables corresponding status bit to generate an interrupt. This bit is cleared automatically on any internal reset or loss-of-frame synchronization. 0 (Default) Corresponding status bit cannot generate an interrupt. 1 Corresponding status bit may generate an interrupt.

7.1.15 General Interrupt Status 2

	7	6	5	4	3	2	1	0
			_			INT_STAT_LATE_RESP	INT_STAT_TIMEOUT_ERR	_
			_			R/W1C	R/W1C	—
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2	INT_STAT_ LATE_RESP	Late response. Reports whether any SoundWire read command did not complete in time for the response to be included in the read data response of the same command. See Section 4.8.12.1 for details.
		 0 (Default) Interrupt not asserted 1 Interrupt condition detected. Set on an APB read that requires indirect-access procedures. The associated interrupt can be used as a warning if direct access was expected, but indirect access was required. If set, the bit is cleared by writing a 1 to the bit. It is not cleared by the sync loss reset.
1	INT_STAT_ TIMEOUT_	Timeout error. Reports whether a timeout error occurs on the APB read or write access. Timeout error generation is controlled through the memory access timeout register.
	ERR	0 (Default) Interrupt not asserted 1 Interrupt condition detected. If set, the bit is cleared by writing a 1 to the bit. It is not cleared by the sync loss reset.
0	_	Reserved

7.1.16 General Interrupt Mask 2

	7	6	5	4	3	2	1	0
			—			M_LATE_RESP	M_TIMEOUT_ERR	_
			—			R/W	R/W	_
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	—	Reserved
2	M_LATE_ RESP	Late response mask. Enables a late read data event to generate an generate an interrupt. This bit is automatically cleared on any internal reset or loss-of-frame synchronization.
		0 (Default) Late read data does not generate an interrupt. 1 Late read data generates an interrupt.
1	M_	Timeout error mask. Enables an APB timeout error event to generate an interrupt
	TIMEOUT_ ERR	0 (Default) Timeout error does not generate an interrupt. 1 Timeout error generates an interrupt.
0	_	Reserved



7.1.17 Memory Access Status

Address Base + 0xD0

	,								
	7	6	5	4	3	2	1	0	
		_	_		LAST_LATE	CMD_IN_PROGRESS	CMD_DONE	RDATA_RDY	
		-	_			R/O			
Default	0	0	0	0	0	0	0	0	

De ult

Bits	Name	Description								
7:4	_	Reserved								
3	B LAST_LATE Last command late. Indicates whether the previous read command completed in time for the response to single command for direct access. If not, indirect access procedures are required for registers.									
		s bit is cleared at the start of a new transaction through the APB interface.								
		0 (Default) Previous APB read access was direct. 1 Previous APB read access did not complete in time, and indirect access procedures are required. Note: This bit is also used to set INT_STAT_LATE_RESP.								
2		Command in progress. Indicates whether a read/write operation is in progress across the internal bus bridge, including register access initiated through the control word.								
		Note: Applies only to read access through the internal bus bridge (address 0x1000 and above). Does not apply to internal SoundWire registers (0x000–0x0FFF). 0 (Default) No transfer is in progress across the bridge. 1 A read or write access is in progress across the bridge.								
1		Transfer done. Indicates whether the previous read/write access initiated by a control word command through the internal memory bridge completed. It is cleared at the beginning of the next access attempt to the bridge (address above 0x1000). CMD_DONE is cleared by any control word–initiated read/write to any address accessed through the internal memory bridge. CMD_DONE is cleared on a read command that returns previously fetched data.								
		0 (Default) Previous access through the bridge not completed or no access requested yet. 1 Previous access through the bridge completed.								
0	RDATA_ RDY	Read data ready. Indicates whether the previous control word-initiated read access is complete and the read data would be returned on the next control word initiated read of the same address, which is preserved in MEM_READ_LAST_ADDR.								
		Note: Applies only to read access through the internal bus bridge (address 0x1000 and above) and not to internal SoundWire registers (0x0000–0x0FFF). This bit is cleared by any control word–initiated read access to any address accessed through the internal memory bridge.								
		 0 (Default) Bridge does not contain previous read data or new read data fetch is in progress. 1 Bridge contains read data that can be read from the memory read data register (see Section 7.1.21) 								

7.1.18 Memory Access Control

	7	6	5	4	3	2	1	0
				—			LATE_	RESP
				—			R	/W
Default	0	0	0	0	0	0	0	1

Bits	Name	Description
7:2	_	Reserved
1:0	RESP	Late response. Selects the command response supplied in the control word NAK/ACK bits for read instructions when read data is not available in time to be returned in the same command. 00 Respond with COMMAND_IGNORED 01 (Default) Respond with COMMAND_OK, which allows for indirect access. If indirect access procedures are required to access the read data at a later time in the MEM_READ_DATA, this selection allows the COMMAND_OK to acknowledge that the internal access was accepted and initiated. 10 Respond with COMMAND_FAIL 11 Reserved If operating conditions require direct access to always be allowed, the response can be programmed as either COMMAND_ IGNORED or COMMAND_FAIL to provide an immediate indication of the delay.
		Note: A COMMAND_FAIL response can also be returned on APB access if the previous access did not complete.



7.1.19 Memory Access Timeout

Address Base + 0xD2

Address Base + 0xD4 Address Base + 0xD5

Address Base + 0xD8

Address Base + 0x00

	7	6	5 4	3	2	1	0
		_		TIMEOUT_DISABLE		TIMEOUT_CTRL	
		_			R/	N	
Defa	ult 0	0	0 0	0	0	0	0
Bits	Bits Name Description						
7:4	_	Reserved					
3	TIMEOUT_ DISABLE	Timeout disable. Disables tin 0 (Default) Timeout enable 1 Timeout disabled on inter	d on internal memory	access through the APB r	nemorv brid	ge.	
2:0	TIMEOUT_ CTRL 000 (Default) 8 bus cycles 001 16 bus cycles 011 64 bus cycles 011 64 bus cycles 011 64 bus cycles 010 22 bus cycles 010 22 bus cycles 010 256 bus cycles 011 256 bus cycles 011 65,535 bus cycles						

7.1.20 Memory Read Last Address 0 and 1

	7	6	5	4	3	2	1	0
				MEM_READ_LA	AST_ADDR[7:0]			
				MEM_READ_LA	ST_ADDR[15:8]			
				R/	0			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	MEM_	Memory read last address. Address of the last completed read access via a control word command. Valid only if RDATA_RDY
	READ_	is set. See Section 4.8.12 for details.
	LAST_	Applies only to the last access through the memory access bridge to the internal APB (which requires indirect access via a
	ADDR	SoundWire command). Not applicable to internal SoundWire registers (addresses 0x0000–0x0FFF), which are accessed
		directly via a SoundWire command.

7.1.21 Memory Read Data

		Si y Noud Bata							
	7	6	5	4	3	2	1	0	
				MEM_REA	D_DATA[7:0]				
				R	/O				
Defau	ult O	0	0	0	0	0	0	0	
Bits	Name		Description						
7:0	MEM_ READ_DATA	Memory read data. Contains the data previously read from the address stored in MEM_READ_LAST_ADDR. Data is valid if the RDATA_RDY status bit of in the memory access status register is set. See Section 4.8.12 for details.							

7.2 SoundWire Data Port (1–3) Descriptions

The registers in this section are replicated for each enabled data port enabled via the SW_NUM_PORTS RTL parameter. The "n" in "DP*n*" represents the appropriate port number (1–3; see Table 4-10 for port mappings).

7.2.1 DPn Interrupt Status

		on apt otat	40					
	7	6	5	4	3	2	1	0
			_	-			STAT_P'ORT_READY	STAT_TEST_FAIL
			-	-			R/W1	С
Default	0	0	0	0	0	0	0	0
Rits N	ame				Description			

Bits	Name	Description
7:2	_	Reserved
1	PORT_	Port ready status. Indicates whether the port is ready for data transfer after a prepare request. This event generates an interrupt if the corresponding mask register bit is set. It is cleared only by writing 1 to it. It is not cleared by a sync loss reset. See Section 4.8.8 for programming details. 0 (Default) Port is not ready. 1 Port is ready.

Bits	Name	Description
0	TEST_	 Status test/fail. Indicates whether an error was detected during PRBS, Static0, or Static1 test modes when a sink data port (Data Ports 2 and 3) does not receive the expected value from the SoundWire bus. This bit is never set in source data ports (Data Port 1). The bit is cleared only by writing 1 to it. It is not cleared by the sync loss reset. 0 (Default) No Test Mode error detected. 1 Test Mode error detected.

7.2.2 DP*n* Interrupt Mask

Address Base + 0x01

Address Base + 0x02

	7	6	5	4	3	2	1	0
			_	_			PORT_READY_M	TEST_FAIL_M
			-	-			R/V	V
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	—	Reserved
1		 Port ready mask. Enables corresponding status bit to generate an interrupt. This bit is automatically cleared on any internal reset or loss-of-frame synchronization. 0 (Default) Corresponding status bit cannot generate an interrupt. 1 Corresponding status bit may generate an interrupt.
0	TEST_ FAIL_M	Test/fail mask. Enables the corresponding status bit to generate an interrupt. This bit is automatically cleared on any internal reset or loss-of-frame synchronization. 0 (Default) Corresponding status bit cannot generate an interrupt. 1 Corresponding status bit may generate an interrupt.

7.2.3 DPn Port Control

	7	6	5	4	3	2	1	0
				INVERT_BANK	PORT_DA	ATA_MODE	_	_
						R/W		
Default	0	0	0	0	0	0	0	0

Bits	Name	Description						
7:5	—	Reserved						
4	INVERT_ BANK	vert bank. Applies to DP <i>n</i> -prefixed registers for this port, but not to SCP-prefixed banked registers. This bit is cleared n a sync loss reset. The selected value is applied at the end of the SoundWire frame with the command writing to IVERT_BANK.						
		Note: This function for this bit was defined before the publication of <i>MIPI SoundWire Specification, v. 1.0</i> , in which this bit is replaced with NEXT_INVERT_BANK. 0 (Default) Use bank as directed in the control word. 1 Use the opposite bank than what is directed in the control word. Setting is applied on the next frame boundary						
3:2	PORT_ DATA_MODE	Port data mode. Determines whether the port is in Normal Mode or Test Mode of data transfer.00 (Default) Normal01 Test Mode test data10 Static 0 test data11 Static 1 test data						
1:0	—	Reserved						

7.2.4 DPn Block Control 1

			-						
	7	6	5	4	3	2	1	0	1
	-	_			WORD_	LENGTH			
	-	—			R	/W			
Default	0	0	0	0	0	0	0	0	l

Bits	Name	Description
7:6	—	Reserved
5:0	WORD_ LENGTH	Word length. Specifies the payload length in bits. Configure this bit before enabling channels on the port. 00 0000 (Default) 1 bit 00 0001 2 bits



Address Base + 0x04

7.2.5 DPn Prepare Status

		r i topato c						
	7	6	5	4	3	2	1	0
			_	_			NOT_FINISHED_CHANNE	_2 NOT_FINISHED_CHANNEL1
						R/O		
Defau	ılt O	0	0	0	0	0	0	0
Bits	Name					Descrip	otion	
7.0		Decembrad						

7:2	—	Reserved
1:0	NOT_	Not finished channel. Indicates whether each channel completed its state transition after the corresponding PREPARE
	FINISHED_	CHANNELx bit is written to prepare or deprepare the channel.
	CHANNELx	0 (Default) Channel not finished moving to the preparedness state indicated by the CHANNEL_PREPAREx bit. 1 After PREPARE_CHANNELx is set, if NOT_FINISHED_CHANNELx = 1, the channel has not finished the transition to readiness. A 0 indicates that the channel is ready. Fig. 4-27 shows how to interpret channel status. After PREPARE_CHANNELx is cleared, if NOT_FINISHED_CHANNELx = 1, the channel is not finished with the transition to deprepared state. A 0 indicates that the channel has finished any internal process to be deprepared.

7.2.6 DPn Prepare Control

7

6

Address Base + 0x05 4 3 2 1 0 PREPARE_CHANNEL2 R/W

Defau	ult O	0	0	0	0	0	0	0
	1				1			
Bits	Name				Descri	iption		
7:2		Reserved						
1:0	PREPARE_	Prepare channel.	Prepares each	channel so it	can begin imm	ediately when e	enabled. Data Ports 2 a	and 3 are stereo and
	CHANNELx	therefore support	Channels 1 an	d 2. Data Port	1 supports only	/ Channel 1. Fig	. 4-27 shows how to in	terpret channel status.

- 0 (Default) Channel deactivated
- 1 Channel commanded to prepare for activity.

5

_


7.2.7 DPn Channel Enable

Address Base + 0x20 Address Base + 0x30 (Banked)

	7	6	5	4	3	2	1	0
			_	_			CHANNEL_EN2	CHANNEL_EN1
	R/W							
Default	0	0	0	0	0	0	0	0

Bit	S Name	Description
7:2	—	Reserved
1:0	ENx –	Channel enable 2 and 1. Automatically cleared on internal resets and loss-of-frame synchronization. Do not set these bits unless the channel has been prepared using the DP <i>n</i> prepare control register and confirmed by reading the DP <i>n</i> prepare status register. Data Ports 2 and 3 are stereo and therefore support Channels 1 and 2. Data Port 1 supports Channel 1 only. 0 (Default) Channel disabled 1 Channel enabled

7.2.8 DPn Sample Control 1





7.2.9 DPn Sample Control 2

1.2.			<i>л </i>				Address Base	+ 0x33 (Banked)		
	7	6	5	4	3	2	1	0		
	SAMPLE_INTERVAL_HIGH									
R/W										
Defa	ult 0	0	0	0	0	0	0	0		
Bits	Name	Description								
7:0	SAMPLE_		ample interval upper byte. The interval is calculated in units of bit slots according to the following formula:							
	INTERVAL_HIGH Sample Interval = 256*SAMPLE_INTERVAL_HIGH + SAMPLE_INTERVAL_LOW + 1									

7.2.10 DPn Offset Control 1

Address Base + 0x24 Address Base + 0x34 (Banked)

Address Base + 0x25

Address Base + 0x23

	7	6	5	4	3	2	1	0	
OFFSET1									
	R/W								
Default	0	0	0	0	0	0	0	0	
Bits Name Description									
7.0		<i><i><i>(i i i i i i i i i i</i></i></i>				1			

7:0 OFFSET1 Block offset control 1. Determines the number of bit slots from the start of the sample interval to the start of the port's payload data block within the SoundWire frame.

• In Block-per-Channel mode, the block offset is calculated as follows: Block Offset = OFFSET1

• In Block-per-Port Mode, the block offset is calculated as follows: Block Offset = OFFSET1 + (256 * OFFSET2)

7.2.11 DPn Offset Control 2

1.2.11			Address Base + 0x35 (Banked)					
	7	6	5	4	3	2	1	0
				OF	FSET2			
ſ				I	₹/W			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0'		Block offset control 2. Determines either the block offset (number of bit slots from the start of the sample interval to the start of the port's payload data block) or the subblock offset (number of bit slots between individual channels), which is the number of bit slots from the start of the sample interval to the start of the port's payload data block within the SoundWire frame. • In Block-per-Channel Mode, the subblock offset is calculated as follows: Subblock offset = OFFSET2 • In Block-per-Port Mode, the block offset is calculated as follows: Block Offset = OFFSET1 + (256 * OFFSET2)

7.2.12 DPn Horizontal Control

1.2.		Address Base + 0x36 (Ba													
		7 6	5	4	3	2	1	0							
		H	START			HSTOP									
		R/W													
Defa	ult	0 0	0	0	0	0	0	0							
Bits	Name			D	escription										
7:4	HSTART	Horizontal control start.	Defines the colum	in number within	a row that is the	start of the port's	transport subfra	me. The port's							
		payload data is bounde	ed by the columns of	defined by HSTA	RT and HSTOP.	The HSTART val	ue must not exce	ed HSTOP.							
		0x0 (Default) Subfrar													
3:0	HSTOP	Horizontal control stop.													
		payload data is bounde	ed by the columns o	defined by HSTA	RT and HSTOP.	The HSTART val	ue must not exce	ed HSTOP.							
		0x0 (Default) Subfrar	me ends in Column	0 0x1 Subf	rame ends in Col	umn 1 0xF	Subframe ends	in Column 15							



DPn Block Control 3 13 7

7.2.	13 DP <i>r</i>	Block Contro	ol 3				Add	Address Base + 0x27 ress Base + 0x37 (Banked)	
	7	6	5	4	3	2	1	0	
				—				BLOCK_PACKING_MODE	
								R/W	
Defa	ult 0	0	0	0	0	0	0	0	
Bits	Name				Descriptio	n			
7:1	_	Reserved							
0	BLOCK_	Block packing mode	Block packing mode. Determines how the port's channel data is positioned within the SoundWire frame.						
	PACKING_ MODE	payload transpo	ort window.					nels) within the port's transport window.	

7.3 Global Registers

7.3.1	Device	e ID A and B						Address 0x1001
R/O	7	6	5	4	3	2	1	0
		DEV	IDA			DEV	/IDB	
Default	0	1	0	0	0	0	1	0
7.3.2	Device	e ID C and D						Address 0x1002
R/O	7	6	5	4	3	2	1	0
		DEV	IDC			DEV	/IDD	
Default	1	0	1	0	0	1	0	0
7.3.3	Device	e ID E and F						Address 0x1003
R/O	7	6	5	4	3	2	1	0
		DEV	IDE			_	_	
Default	0	0	1	0	x	х	х	x
Bits	Name				Description			
3:0	DEVIDA DEVIDC DEVIDE DEVIDB DEVIDD	Device ID code. Ide DEVIDA 0x4 DEVIDB 0x2 DEVIDC 0xA Rep DEVIDD 0x4						
7.3.4	Revisi	DEVIDE 0x2						Address 0x1005
R/0	7	6	5	4	3	2	1	0

					-			-	
		AR	EVID		MTLREVID				
Defa	ult x	Х	х	х	Х	х	x	х	
Bits	Name	Name Description							
7:4	AREVID	Alpha revision. CS42L	42 alpha revision	level. AREVID a	nd MTLREVID f	orm the complete	device revision I	D (e.g.,: A0, B2).	
		0x00 0xFF	0x00 0xFF						
3:0	MTLREVID	ID Metal revision. CS42L42 metal revision level. AREVID and MTLREVID form the complete device revision ID (e.g.,: A0, B2).							
		0x00 0xFF							



7.3.5 Freeze Control

R/	w	7 6	5	4	3	2	1	0	
				—				FREEZE	
Defa	ult	0 0	0	0	0	0	0	0	
Bits	Name		Description						
7:1	_	Reserved	eserved						
0		(p. 152). Use this bit of circuit block is poweri FREEZE bit). Bits affe 0 (Default) Volume-	only during normal op ing up could cause tl ected by FREEZE ar -control and power-d	Freeze registers. Configures a hold on all volume-control and power-down register settings except PDN_MIC_LVL_DETECT (p. 152). Use this bit only during normal operation after all circuit blocks in use have powered up. Using the bit when an affected circuit block is powering up could cause the change to occur immediately when power up completes (i.e., not gated by the FREEZE bit). Bits affected by FREEZE are shown in orange throughout Section 6 and Section 7. 0 (Default) Volume-control and power-down register changes take effect immediately. 1 Modifications made to volume-control and power-down registers take effect only after this bit is cleared.					

7.3.6 Serial Port SRC Control

Address 0x1008

R/W	7	6	5	4	3	2	1	0
		_		EQ_BYPASS	I2C_DRIVE	ASP_DRIVE	SRC_BYPASS_DAC	SRC_BYPASS_ADC
Default	0	0	0	1	0	0	0	0

Bits	Name	Description
7:5	_	Reserved
4	EQ_ BYPASS	Bypass equalizer. Configures whether the EQ block is bypassed. See Section 4.1 for details 0 No bypass 1 (Default) Bypass
3	I2C_ DRIVE	I ² C output drive strength. Selects drive strength used for the SDA output 0 (Default) Normal 1 Decreased
2	ASP_ DRIVE	ASP output drive strength. Selects drive strength used for the ASP port SDOUT output. See Table 3-25 for specifications. 0 (Default) Normal 1 Decreased
1	SRC_ BYPASS_ DAC	Bypass SRC (DAC path). Determines the bypass of the input SRCs. See Section 4.11 for details. 0 (Default) No bypass 1 Bypass. SRC_SDIN_FS (see p. 162) must be set equal to Fs _{INT} .
0	SRC_ BYPASS_ ADC	Bypass SRC (ADC path). Determines the bypass of the output SRCs. See Section 4.11 for details. 0 (Default) No bypass 1 Bypass. SRC_SDIN_FS must be set equal to Fs _{INT} .

7.3.7 MCLK Status

Default	0	0	0	0	0	0	x	0
			_	_			INTERNAL_FS_STAT	—
R/W	7	6	5	4	3	2	1	0

	Bits	Name	Description	ĺ
Ī	7:2	_	Reserved	ĺ
Ī	1		Internal sample rate status. Indicates the divide ratio from MCLK _{INT} (set in INTERNAL_FS, see Section 7.3.8) to produce the internal sample rate for all converters.	
			0 Fs _{INT} = MCLK _{INT} /250. Indicates that the internal MCLK is 12 or 24 MHz. 1 Fs _{INT} = MCLK _{INT} /256. Indicates that the internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz.	
ſ	0	—	Reserved	ĺ



7.3.8 MCLK Control

Address 0x1009

Address 0x100A

Address 0x100B

Address 0x100E

R/	W 7	6	5	4	3	2	1	0		
			-	_			INTERNAL_FS			
Defa	ult 0	0	0	0	0	0	1	0		
Bits	Name		Description							
7:2	_	Reserved								
1	INTERNAL_ FS	-	ternal sample rate (Fs _{INT}). Selects the divide ratio from MCLK _{INT} to produce the internal sample rate for all converters. ee Table 4-6 for programming details. This bit always returns zero when read. Reports status in INTERNAL_FS_STAT.							
		1 (Default) Fs _{INT} =	0 Fs _{INT} = MCLK _{INT} /250. Set if internal MCLK is 12 or 24 MHz. 1 (Default) Fs _{INT} = MCLK _{INT} /256. Set if internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz. MCLK _{INT} 11.2896, 12, or 12.288 MHz, MCLKDIV must be 0. If it is 22.5792, 24, or 24.576 MHz, MCLKDIV must be 1.							
0	—	Reserved								

7.3.9 Soft Ramp Rate

R/W 7 6 0 4 3 2 5 1 ASR RATE DSR RATE 0 0 0 0 0 Default 1 1 1 Bits Name Description Analog soft-ramp rate (number of Fs periods between steps). Selects the soft ramp rate for all analog volumes. Step size = 1 dB 7:4 ASR or 2 dB for HPOUTx. See Section 4.4.4 for details. RATE 1010 (Default) 33 0000 1 0010 4 0100 8 1000 22 0110 12 1100 44 1110 66 0001 2 0101 11 0111 16 1001 24 1011 36 1101 48 1111 72 0011 6 3:0 DSR Digital soft-ramp rate (number of Fs periods between steps). Selects soft ramp rate for all digital volumes. Step size = 0.125 dB. RATE 0000 1 0010 4 0100 (Default) 8 0110 12 1000 22 1010 33 1100 44 1110 66 0001 2 0111 16 1101 48 1111 72 0101 Ì 1001 24 1011 36 0011 6

7.3.10 Slow Start Enable

R/W	7	6	5	4	3	2	1	0
	_	ŝ	SLOW_START_EN	N		_	-	
Default	0	1	1	1	0	0	0	0

Bits	Name	Description
7	—	Reserved
6:4	SLOW_ START_EN	Slow startup enable. Selects between fast and slow start-up times. See Section 4.4.5 for details. 000 Disabled. Shortens start-up time of the mixer, DAC, and HP. Useful for high-definition audio applications. 111 (Default) Enabled
3:0		Reserved

7.3.11 I²C Debounce

R/W	7	6	5	4	3	2	1	0
		I2C_SDA_DBNC_CN	Т	I2C_SDA_DBNC_EN	I	2C_SCL_DBNC_CN	IT	I2C_SCL_DBNC_EN
Default	1	0	0	0	1	0	0	0

Bits	Name	Description							
7:5	I2C_SDA_	I ² C debounce count. Number of MCLKs to debounce SDA input							
	DBNC_CNT	Note: The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical. 000 0 MCLKs 010 2 MCLKs 100 (Default) 4 MCLKs 110 6 MCLKs 001 1 MCLK 011 3 MCLKs 101 5 MCLKs 111 7 MCLKs							
4	I2C_SDA_	I ² C SDA debounce enable. SDA debounce enable							
	DBNC_EN	Note: The I2C_SDA_DBNC_EN and I2C_SCL_DBNC_EN settings must be identical. 0 (Default) Disabled. Must be 0 for Fast Mode or Fast-Mode Plus. 1 Enabled							
3:1	I2C_SCL_	I ² C SCL debounce count. Number of MCLKs to debounce SCL input							
	DBNC_CNT	Note: The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical. 000 0 MCLKs 010 2 MCLKs 100 (Default) 4 MCLKs 110 6 MCLKs 001 1 MCLK 011 3 MCLKs 101 5 MCLKs 111 7 MCLKs							



Bits Name Description									
0	I2C_S		I ² C SCL debounce	count enable.					
	DBNC	_EN	Note: The settings 0 (Default) Disabl 1 Enabled	of I2C_SDA_DB ed. Must be 0 for	NC_EN and I20 r Fast Mode or	C_SCL_DBNC_EN Fast-Plus Mode.	must be identi	cal.	
7.3.	12 I ²	C Str	etch					A	ddress 0x100F
R/	/W	7	6	5	4	3	2	1	0
					I2C_S	TRETCH			
Defa	ult	0	0	0	0	0	0	1	1
Bits	Nam	ie				Description			
7:0	I2C STRE		I ² C stretch. Number 0000 0011 (Defau		CLKs to clock s	tretch after the slav	e is ready		
	40 12	о т .						•	ddrooo 0x1010
7.3.	13 I ²		neout					А	ddress 0x1010
R/	/W	7	6	5	4	3	2	1	0
	MAS_I	2C_NA	CK MAS_TO_DIS	MAS_TO_SEL		ACC_TO_DIS	ACC_TO_SEL		
Defa	ult	1	0	1	1	0	1	1	1
Bits	Name					1		I	
7					D	escription			
,	MAS_ I2C_	APB n master	naster I ² C NACK. De	termines whether			if an APB acces	' ss is attempted and	I ² C is not APB
		master 0 I ² 0		n APB access is	r clock stretching attempted whi	g or a NACK occurs le l ² C is not APB m	aster.	ss is attempted and	I ² C is not APB
6	12C -	master 0 I ² (1 (D APB n	C clock stretches if a	n APB access is APB access is a	r clock stretching attempted whi	g or a NACK occurs le l ² C is not APB m	aster.	' ss is attempted and	I ² C is not APB
-	I2C_ NACK MAS	master 0 I ² (1 (D APB n 0 (D APB n	: C clock stretches if a efault) I ² C NACKs it naster access timeo	n APB access is APB access is a ut disable 1 Disabled	r clock stretching attempted whi attempted while nines the timeou	g or a NACK occurs le I ² C is not APB m I ² C is not APB ma	aster. ster.	ss is attempted and	I ² C is not APB
6	I2C_ NACK MAS_ TO_DIS MAS	master 0 I20 1 (D APB n 0 (D APB n 00 6 APB a	: C clock stretches if a efault) I ² C NACKs if naster access timeo efault) Enabled naster access timeo 4 ms ccess timeout disab	n APB access is APB access is a ut disable 1 Disabled ut select. Determ 01 128 ms	r clock stretching attempted whi attempted while nines the timeou	g or a NACK occurs le I ² C is not APB m I ² C is not APB ma ut duration.	aster. ster.	·	I ² C is not APB
6	I2C NACK MAS TO_DIS MAS TO_SEL ACC	master 0 2(1 (D APB n 0 (D APB n 0 6 APB a 0 (D APB a	: C clock stretches if a efault) I ² C NACKs if naster access timeo efault) Enabled naster access timeo 4 ms	n APB access is APB access is a ut disable 1 Disabled ut select. Determ 01 128 ms le. 1 Disabled	r clock stretching attempted whi attempted while	g or a NACK occurs le I ² C is not APB m I ² C is not APB ma ut duration. 10 256 ms	aster. ster. 11 (D	·	I ² C is not APB

7.4 Power Down and Headset Detects

7.4.1 Power Down Control 1

R/W	7		6	5	4	3	2	1	0
	ASP_DAO_F	DN AS	P_DAI_PD	MIXER_PDN	EQ_PDN	HP_PDN	ADC_PDN	_	PDN_ALL
Default	1		1	1	1	1	1	1	1

	I	
Bits	Name	Description
7	ASP_ DAO_ PDN	ASP output path power down. Configures ASP SDOUT path power state. 0 Powered up 1 (Default) Powered down, SDOUT is Hi-Z; ASP DAO1 is powered down. The setting does not tristate the serial port clock.
6	ASP_ DAI_ PDN	ASP DAI0 input path power down. Configures ASP DAI0 SDIN path power state. 0 Powered up 1 (Default) Powered down. Setting this bit does not tristate the serial port clock.
5	MIXER_ PDN	Mixer power down. Configures the mixer power state. 0 The mixer is powered up. 1 (Default) The mixer is powered down.
4	EQ_ PDN	Equalizer power down. Configures the equalizer power state. See the restrictions described in Section 4.3. 0 Powered up 1 (Default) Powered down. All filter state data is reset to pass-through coefficients.
3	HP_ PDN	HPOUTx power down 0 The HP driver and DACx are powered up. 1 (Default) The HP driver and DACx are powered down.



Bits	Name	Description
2		ADC power down
	PDN	0 Powered up. The ADC is powered up. 1 (Default) The ADC is powered down.
1	—	Reserved
0		Codec power down. Configures the entire codec's power state except for PLL_START and SPDIF_TX_PDN (which is not affected in order to support Keep-Alive Mode). After power up (PDN_ALL: $1 \rightarrow 0$), individual subblocks are powered according to power-control programming. This bit is affected by LATCH_TO_VP (see p. 152).
		 Note: The SRC power-down state depends on the SRC_PDN_OVERRIDE setting (see p. 133). 0 Powered up, per the individual x PDN controls 1 (Default) Powered down. PDN_ALL must not be set without first enabling LATCH_TO_VP. After PDN_ALL is set and the entire codec is powered down, PDN_DONE is set, indicating that SCLK can be removed.

7.4.2 Power Down Control 2

R/W	7	6	5	4	3	2	1	0
		_		DISCHARGE_ FILT+	SRC_PDN_ OVERRIDE	ASP_DAI1_PDN	DAC_SRC_ PDNB	ADC_SRC_ PDNB
Default	1	0	0	0	0	1	0	0

Bits	Name	Description
7:5	—	Reserved
4	DISCHARGE_ FILT+	Discharge FILT+ capacitor. Configures the state of the FILT+ pin internal clamp. Before setting this bit, ensure that the VD_FILT device input is connected to a supply, as shown in Table 3-2.
		 0 (Default) FILT+ is not clamped to ground. 1 FILT+ is clamped to ground. This must be set only if PDN_ALL = 1. Discharge time with an external 2.2-μF capacitor on FILT+ is ~46 ms.
3	SRC_PDN_	SRC power down override. Configures the SRCs' power states.
	OVERRIDE	 0 (Default) Power state control for the DAC and ADC SRCs, which are controlled by the following smart logic: DAC SRCs are off if SRC_BYPASS_DAC = 1. ADC SRC is off if SRC_BYPASS_ADC = 1. If PDN_ALL = 1, all SRCs are off.
		 If PDN_ALL = 0 and the respective ADC or DAC bypass bits = 0, the following controls each SRC's power state: If SWIRE_SEL pin = VL, all SRCs are ON If SWIRE_SEL pin = GNDL the following applies: If DAI0 is enabled, the DAC SRCs are powered up. If DAO is enabled, the ADC SRC is powered up. 1 DAC SRCs are controlled by DAC_SRC_PDNB and the ADC SRC is controlled by ADC_SRC_PDNB.
2	ASP_DAI1_ PDN	ASP DAI1 power down. This applies only to the S/PDIF port.If ASP_DAI_PDN is set, DAI1 is also powered down regardless of this register setting.
		0 ASP power up 1 (Default) ASP power down
1	DAC_SRC_	DAC SRC power down. Configures the DAC ASP power state if SRC_PDN_OVERRIDE = 1.
	PDNB	0 (Default) Power down 1 Power up audio DAC SRC only
0	ADC_SRC_	ADC SRC power down. Configures the ADC SRC power state if SRC_PDN_OVERRIDE = 1.
	PDNB	0 (Default) Power down 1 Power up audio ADC SRC only



7.4.3 Power Down Control 3

Address 0x1103

	• • •			•.•					
R/	W 7	,	6	5	4	3	2	1	0
	_	-	SW_CLK_STP	_STAT_SEL	-	—		RING_SENSE_PDNB	_
Defa	ult C)	0	1	0	0	0	0	0
Bits	Name					Description	l		
7	_	Reserv	red						
6:5	SW_ CLK_ STP_ STAT_ SEL	NOT_F Note: ⁻ manua 00 TI 01 (E cc cl Ad N	 ioundWire clock-stop status selection. Sets which functional blocks report as powered down before clearing CLOCK_STOP_IOT_FINISHED (see p. 120). Section 4.8.13 describes SoundWire Clock-Stop Mode and wake events. iote: This field does not perform power-down commands for each functional block; the user must set those commands nanually through SoundWire control. 00 The device does not perform any functions before clearing CLOCK_STOP_NOT_FINISHED. 01 (Default) Complete power-down (i.e., DAC, ADC, S/PDIF_TX, HS, and MICBIAS). Follow Ex. 5-2, Steps 1–7. After completing these steps, if the PLL is in use, to ensure that no commands are missed when exiting Clock Stop Mode, clear MCLK_SRC_SEL to use the SWIRE_CLK source, then power down the PLL by clearing PLL_START. Additionally, the headset-detection sequence must be completed (HSDET_CTRL = 00 or 10) before CLOCK_STOP_NOT_FINISHED is cleared. 10 Only ADC_PDN, HP_PDN, and SPDIF_TX_PDN must be asserted. 						
4:3	_	Reserv	ved						
2	VPMON_ PDNB	0 (De	VPMON power down. VP monitor is described in <u>Section 4.15.1</u> . 0 (Default) Power down VPMON. 1 Power up VPMON.						
1	RING_ SENSE_ PDNB	Ring sense power down 0 (Default) Power down ring sense. 1 Power up ring sense.							
0	—	Reserv	ved						

7.4.4 Ring Sense Control 1

R/W	7	6	5	4	3	2	1	0
	—	RING_SENSE_PU_HIZ	-	_	HSBIAS_FILT_REF_RS	HPREF_RS	RS_TRIM_T	RS_TRIM_R
Default	0	1	0	0	0	0	0	0

Default	
---------	--

Bits	Name	Description
7	_	Reserved
6	RING_ SENSE_ PU_HIZ	Ring-sense pull-up to Hi-Z. Used to decrease the value of the pull-up resistor to allow detection of impedances above or below $\sim 1 \text{ k}\Omega$ (e.g., Mid-Z Detection Mode). See Section 4.14.3 for programming details.
	10_112	0 Mid-Z Detection Mode 1 (Default) Hi-Z Detection Mode.
5:4		Reserved
3	FILT_	Headset bias filter reference. Sets the state of the HSBIAS_FILT_REF_RS switch. See Section 4.13, Section 4.14.3, and SW_REF_HSx on p. 137.
	REF_RS	0 (Default) Ring sense is not used as the ground reference. 1 Ring sense is used as the ground reference.
2	HP_ REF_RS	Headphone amp reference. Determines whether ring sense is used as a ground reference. See Section 4.13, Section 4.14.3, and SW_REF_HSx on p. 137.
		0 (Default) Ring sense is not used as the headphone amplifier ground reference. 1 Ring sense is used as the headphone amplifier ground reference.
1	RS_	Ring-sense trim threshold. See Section 4.14.3 for programming details.
	TRIM_T	0 (Default) V _{IH} = 0.1 * VP; V _{IL} = 0.05 * VP.
		1 V _{IH} = 0.35 * VP; V _{IL} = 0.3 * VP
0	RS_	Ring-sense trim resistance. See Section 4.14.3 for programming details.
	TRIM_R	0 (Default) Pull-up resistance = 2.25 MΩ. 1 Pull-up resistance = 1.125 MΩ.



7.4.5 Ring Sense Control 2

7.4.;		Ring Sense Control 2 Address of the										
R/	W	7	6	5	4	3	2	1	0			
	TS_RS	GATE				_						
Defau	ult	0	0	0	0	0	0	0	0			
Bits	Name		Description									
7	TS_RS_	Tip/ring s	ense gating, Co	onfigures whethe	r tip and ring sen	se are interdepe	ndent. Section 4.	14.4 gives progra	amming details.			
	GATE	0 (Defa 1 Comb	0 (Default) Individual jacks. TIP_SENSE and RING_SENSE are independent of each other. 1 Combo plug. TIP_SENSE and RING_SENSE mutually gate each other.									
6:0		Reserved										

7.4.6 Oscillator Switch Control

Address 0x1107

R/	W 7	6	5	4	3	2	1	0			
				—				SCLK_PRESENT			
Defa	ult 0	0	0	0	0	0	0	0			
Bits	Name		Description								
7:1	_	Reserved									
0	SCLK_ PRESENT	0→1 transition si 1→0 transition si	CLK present. Used to select the internal MCLK source. See Section 4.7 for programming details. 0→1 transition starts switch from RCO to selected internal MCLK (SCLK must be running first). 1→0 transition starts switch from selected internal MCLK to RCO (SCLK must keep running during transition). 0 (Default) SCLK may be present, but the internal MCLK is sourced from the RCO. 1 SCLK is present and the internal MCLK is sourced from the SCLK pin.								

7.4.7 Oscillator Switch Status

Address 0x1109

Address 0x1112

R/O	7	6	5	4	3	2	1	0	
			_			OSC_PDNB_STAT	OSC_SW_		
Default	0	0	0	0	0	1	х	х	

Bits	Name	Description						
7:3	—	Reserved						
2		O power-down status. Indicates the RCO power state. See Section 4.7 for programming details.						
	PDNB_STAT	RCO powered down (Default) RCO powered up						
1:0		RCO switch status. Indicates the RCO oscillator switch status. The default is determined by the state of the SWIRE_SEL pin; see Section 1.See Section 4.7 for programming details.						
		00 In transition 10 (Default, if SWIRE_SEL is asserted) SCLK/PLL selected for internal MCLK 10 (Default, if SWIRE_SEL is deasserted) RCO selected for internal MCLK 11 Reserved						

7.4.8 Ring Sense Control 3

R/W	7	6	5	4	3	2	1	0	
	RS_INV	RS_PU_EN	RS_FALL_DBNCE_TIME			RS_RISE_DBNCE_TIME			
Default	0	0	0	1	1	0	1	1	

		ſ								
Bits	Name		Description							
7	RS_INV		ing-sense invert. Used to invert the signal from the ring-sense circuit. Reverses the meaning of RS_UNPLUG_DBNC nd RS_PLUG_DBNC (see p. 136).							
		0 (Default) Not inverted 1 Inverted	0 (Default) Not inverted 1 Inverted							
6	RS_PU_EN	Ring-sense pull-up enable	e. Configures whether the ring-se	ense pull-up is connected						
		0 (Default) Pull-up disco 1 Pull-up connected	onnected							
5:3	RS FALL	Ring sense falling debour	ice time. Section 4.14.4 gives pro	ogramming details.						
	DBNCE TIME		010 250 ms	100 750 ms	110 1.25 s					
	_	001 125 ms	011 (Default) 500 ms	101 1.0 s	111 1.5 s					
2:0	RS_RISE_	Ring sense rising deboun	ce time. Section 4.14.4 gives pro	gramming details.						
	DBNCE TIME	000 0 ms								
	_	001 125 ms	011 (Default) 500 ms	101 1.0 s	111 1.5 s					



7.4.9 Tip Sense Control 1

Address 0x1113

R/V	V 7	6	5	4	3	2	1	0
	TS_INV	—	TS_F	ALL_DBNCE_TIME	E	TS_	RISE_DBNCE_TI	ИE
Defau	lt 0	0	0	1	1	0	1	1
Bits	Name Description							
1	TS_INV	Tip sense raw signal UNPLUG_DBNC and 0 (Default) Not inve 1 Inverted	TS_PLUG_DBN		from the tip-se	nse circuit. Re	everses the meaning	ng of TS_
6	—	Reserved						
5:3	TS FALL							
	DBNCE_TIME		010 25	on 4.14.4 gives pro 50 ms Default) 500 ms	ogramming deta 100 750 n 101 1.0 s		110 1.25 s 111 1.5 s	

7.4.10 Tip Sense/Ring Sense Indicator Status

R/O	7	6	5	4	3	2	1	0
		-	-		TS_UNPLUG_ DBNC	TS_PLUG_ DBNC	RS_UNPLUG_ DBNC	RS_PLUG_ DBNC
Default	0	0	0	0	х	х	x	х

Bits	Name	Description
7:4	—	Reserved
3	TS_ UNPLUG_ DBNC	Tip sense unplug debounce status. See Section 4.14.4 for details. Setting TS_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present.
2	TS_PLUG_ DBNC	Tip sense plug debounce status. See Section 4.14.4 for details. Setting TS_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present.
1	RS_ UNPLUG_ DBNC	Ring sense unplug debounce status. See Section 4.14.4 for details. Setting RS_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present.
0	RS_PLUG_ DBNC	Ring sense plug debounce status. See Section 4.14.4 for details. Setting RS_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present.

7.4.11 Headset Detect Control 1

R/W	7	6	5	4	3	2	1	0	
		HSDET_C	OMP2_LVL		HSDET_COMP1_LVL				
Default	0	1	1	1	0	1	1	1	
				-				•	

Bits	Name		Description							
7:4			adset Detect Comparator 2 level. Sets the reference level used by the HSDET Comparator 2. Table 3-16 lists rances for these values. See Section 4.13 for details.							
		0000 1.65 V	0111 (Default) 2.0 V…	1111 2.4 V						
3:0	HSDET_	Headset Detect Comparator	1 level. Sets the reference level u	used by the HSDET Comparator 1. Table 3-16 lists						
	COMP1_LVL	tolerances for these values. S	lerances for these values. See Section 4.13 for details.							
		0000 0.65 V	0111 (Default) 1.0 V…	1111 1.4 V						

Address 0x1115

Address 0x111F



7.4.12 Headset Detect Control 2

Address 0x1120

/							-	
R/	W	7 6	5	4	3	2	1	0
		HSDET_CTRL	HSDE	ET_SET	HSBIAS_REF	—	HSDET_AL	JTO_TIME
Defau	ult	0 0	0	0	0	0	0	0
Bits	Name			1	Description			
7:6 HSDET_ CTRL Headset type detect mode. Sets the headset type detect mode. For d 00 (Default) Manual, disabled. Headset-type-detect comparator and controls in Section 7.4.13 are active; the system can configure the 01 Manual, active. The headset-type-detect comparators and refere reported to their HSDET_COMPx_OUT status bits. The internal system can configure them as needed. HSDET_SET must also 10 Automatic, disabled. The headset-type-detect comparator, referen controls in Section 7.4.13 are ignored and remain in their previous 11 Automatic, active. Headset-type-detect comparator, reference vo from another state, logic starts a sequence that detects headset state, as reported by HSDET_TYPE. Internal switch controls in S HSDET_AUTO_DONE is set and can be configured to cause an						nce voltage are needed. HSDET oltage are enable controls in Sect appropriately. tage, and logic ar (i.e., not set to th and logic are er nternal switches n 7.4.13 are igno	powered down. In SET must be so ced. Comparator of tion 7.4.13 are ac re powered down he values in Secti- habled. When set are configured i bred. When detect	et appropriately outputs are stive and the . Internal switcl ion 7.4.13). t to this value nto the correct stion finishes,
5:4	HSDET_ SET	Headset detect manual i = 00 or 01), the setting in See Section 4.13 for det <u>HS3 Pin Configuration</u> 00 (Default) GND 01 HSBIAS 10 GND 11 Reserved	ndicates to the co tails.	odec which head	set pin is configured <u>Pin Configuration</u> IAS			
3	HSBIAS_	Selects the pin used for	the internal head	dset microphone	bias LDO reference	e.		
	REF	0 (Default) HSx_REF 1 Closed HSx selected		ground reference	•			
3:2	—	Reserved						
1:0	HSDET_ AUTO_ TIME	Automatic headset dete 00 (Default) 10 μs 01 20 μs	ct cycle time. Se	10 5	•	aits in each deteo	ction phase.	

7.4.13 Headset Switch Control

R/W	7	6	5	4	3	2	1	0
	SW_REF_HS3	SW_REF_HS4	SW_HSB_FILT_ HS3	SW_HSB_FILT_ HS4	SW_HSB_HS3	SW_HSB_HS4	SW_GNDHS_ HS3	SW_GNDHS_ HS4
Default	1	1	1	1	0	0	1	1

	•	
Bits	Name	Description
7:6	SW_ REF_HSx	Ref-to-HSx switch. Sets the Ref-to-HSx switch state. See Section 4.13. This bit is affected by LATCH_TO_VP (see p. 152). 0 Open 1 (Default) Closed
5:4	SW_ HSB_ FILT_HSx	HSBIAS_FILT_REF-to-HSx or HSx_REF switch. Sets the state of the HSBIAS_FILT_REF-to-HSx or HSx_REF switch, depending on the HSBIAS_REF setting. See Section 4.13. This bit is affected by LATCH_TO_VP. 0 Open 1 (Default) Closed
3:2	SW_ HSB_ HSx	HSBIAS-to-HSx switch. Sets the HSBIAS-to-HSx switch state. See Section 4.13. This bit is affected by LATCH_TO_VP. 0 (Default) Open 1 Closed
1:0	SW_ GNDHS_ HSx	GNDHS-to-HSx switch. Sets the GNDHS-to-HSx switch state. See Section 4.13. This bit is affected by LATCH_TO_VP. 0 Open 1 (Default) Closed



7 4 14 Headset Detect Status

7.4.	14 He	adset Det	ect Status								Address 0x1124
R	0	7	6	ţ	5	4	3		2	1	0
	HSDET	COMP2_OUT	HSDET_COMP	I_OUT						HS	DET_TYPE
Defa	ult	х	х	()	0	0		х	х	x
Bits	Name					Descrip	tion				
7:6	HSDET_ COMPx_ OUT		ect comparator c E (p. 143), and S 1 High			HSDET_	COMPx_L\	/L setting.	See HSD	ET_CTRL	(p. 137), HSDET_
5:2	—	Reserved									
1:0	HSDET_ TYPE		ect type. Indicate ample sequence		type deterr	mined by a	automatic h	eadset dete	ect logic (see Sectio	n 4.13.1). Ex. 5-5
		00 1	01 2	10 3	1	14					
7.4.	15 He	adset Cla	mp Disable	9							Address 0x1129
R/	W 7	7	6	5	4	3		2	1		0
					_	•				HS_	CLAMP_DISABLE
Defa	ult ()	0	0	0	0		0	0		0

Bits	Name	Description
7:1		Reserved
		Headset clamp disable. Clamping devices suppress ground-noise when connecting to an external amplifier and the CS42L42 is powered down. Section 5.6 gives a programming example. This bit is affected by LATCH_TO_VP (see p. 152). 0 (Default) HS clamps are connected and provide ground-noise suppression 1 HS clamps are disconnected and no ground-noise suppression available

7.5 Clocking Registers

MCLK Source Select 7.5.1

Address 0x1201 R/W 6 7 5 4 3 2 0 1 MCLKDIV MCLK SRC SEL Default 0 0 0 0 0 0 0 0 Description Bits Name 7:2 Reserved _

1	MCLKDIV	Master clock divide ratio. Selects the divide ratio between the selected MCLK source and the MCLK _{INT} . Section 4.7.2 lists
		supported MCLK rates and their associated programming settings.
		0 (Default) Divide by 1 (source MCLK _{INT} = ~12 MHz).
		1 Divide by 2 (source MCLK _{INT} = ~24 MHz)
		Note: Change this field only if PDN_ALL = 1.
0	MCLK_	Master clock source select. Selects the internal master clock source. For programming details and examples, see Section 4.7.
	SRC_	0 (Default) SCLK pin
	SEL	1 PLL cloćk

S/PDIF Clock Configuration 7.5.2

R/W	7	6	5	4	3	2	1	0
	- SPDIF_CLK_DIV				/	SPDIF_LRCK_SRC_SEL	SPDIF_LRCK_CPOL	—
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:6	—	Reserved
5:3	SPDIF_ CLK_DIV	S/PDIF clock divide factor. For proper S/PDIF timing, use the following formula to choose the divide value: Divide factor = MCLK _{INT} /(128 x Fs). For details, see Section 4.10.2. For example, if Fs of the S/PDIF output should be 192 kHz, 128 x 192 kHz = 24.576 MHz. If ASP_SCLK is 24.576 MHz, the divide factor must be 1 (SPIF_CLK_DIV = 000). 000 (Default) 1 010 3 100 8 001 2 011 4 101–111Reserved
2		 S/PDIF LRCK source select. S/PDIF LRCK requires a 50% duty cycle. If the externally provided duty cycle is not 50%, an internally generated LRCK is required. See Section 4.10.1. 0 (Default) Use internally generated LRCK. Typically used for Hybrid-Master Mode or with SoundWire. 1 Use LRCK from the ASP_LRCK pin. Typically used for Slave Mode.



Bits	Name	Description
1	SPDIF_ LRCK_ CPOL	S/PDIF LRCK polarity. Selects LRCK polarity. See Section 4.10.1. 0 (Default) Normal 1 Inverted
0	_	Reserved

7.5.3 FSYNC Pulse Width, Lower Byte

R/W	7	6	5	4	3	2	1	0
				FSYNC_PULS	E_WIDTH_LB			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	FSYNC_	FSYNC pulse width LB. FSYNC_PULSE_WIDTH_UB FSYNC_PULSE_WIDTH_LB provides an 11-bit field to set the duty
	PULSE	cycle of LRCK in Hybrid-Master Mode. These combined value forms an integer number of SCLK periods within an LRCK
		frame that governs the LRCK high time. See Section 4.9.2 for usage details and Section 5 for a programming example. The
	LB	value must be 1 less than the desired width of the LRCK pulse, measured in SCLK counts, as illustrated by the value below.
		FSYNC_PULSE_WIDTH_UB FSYNC_PULSE_WIDTH_LB yield the following setting value:
		000 0000 (Default) LRCK is one SCLK wide.

7.5.4 FSYNC Pulse Width, Upper Byte

Address 0x1204

Address 0x1205

Address 0x1203

R/	W 7	6	5	4	3	2	1	0
			—			FSYN	IC_PULSE_WIDTI	H_UB
Defa	ult 0	0	0	0	0	0	0	0
Bits	Name				Description			
7:3	—	Reserved						

7.5.5 FSYNC Period, Lower Byte

R/W	7	6	5	4	3	2	1	0
				FSYNC_PE	RIOD_LB			
Default	1	1	1	1	1	0	0	1
Rite N	amo			Do	ecription			

Bi	ts Na	ame	Description
7:	0 FS)	YNC_	FSYNC period LB. FSYNC_PERIOD_UB FSYNC_PERIOD_LB controls frequency (number of SCLKs per LRCK) of LRCK
	PER	RIOD_	for ASP. Section 4.9.2 for details on how this register is used and Section 5 for a programming example. The final SCLKs per
	L	LB	LRCK count is +1 of the value set in the UB LB register field
			FSYNC_PERIOD_UB FSYNC_PERIOD_LB yield the following setting values:
			0x000 1 SCLK/LRCK 0x0F9 (Default) 250 SCLKs/ LRCK 0xFFF 4096 SCLKs/ LRCK

7.5.6 FSYNC Period, Upper Byte

R/W	7	6	5	4	3	2	1	0
		-	—			FSYNC_PE	RIOD_UB	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3:0	FSYNC_	FSYNC period UB. See description for FSYNC_PERIOD_LB in Section 7.5.5.
	PERIOD_UB	0000 (Default)



Address 0x1207

7.5.7 ASP Clock Configuration 1

					0					
R/W	7		6	5	4	3		2	1	0
		—		ASP_SCLK_EN	ASP_HYBRID_MODE	ASP_SCPOL_	IN_ADC A	ASP_SCPOL_IN_DAC	ASP_LCPOL_OUT	ASP_LCPOL_IN
Default	0		0	0	0	0		0	0	0

Bits	Name	Description
7:6		Reserved
5	ASP_SCLK_	ASP SCLK enable. Must be set if DAO/DAI functionality is used.
	EN	0 (Default) Disabled 1 Enabled
4	ASP_	ASP Hybrid-Master Mode. Allows the internal LRCK to be generated from SCLK. See Fig. 4-31 for details.
	HYBRID_ MODE	0 (Default) LRCK is input from external source which is synchronous to SCLK (Slave Mode). 1 LRCK is an output generated from SCLK (Hybrid Master Mode).
3	ASP_SCPOL_	ASP SCLK input polarity. Determines the drive polarity for ADC path. See Fig. 4-30 for details.
	IN_ADC	0 (Default) SDOUT launched on rising edge 1 SDOUT launched on falling edge
2	ASP_SCPOL_	ASP SCLK input polarity. Determines the polarity for the DAC path. See Fig. 4-31 for details.
	IN_DAC	0 (Default) SDIN latched on falling edge 1 SDIN latched on rising edge
1	ASP_LCPOL_	ASP LRCK output drive polarity. Determines the polarity for the ASP LRCK output drive. See Fig. 4-31 for details.
	OUT	0 (Default) Normal 1 Inverted
0	ASP_LCPOL_	ASP LRCK input polarity. Determines ASP LRCK input polarity (pad to logic). See Fig. 4-31 for details.
	IN	0 (Default) Normal 1 Inverted

7.5.8 ASP Frame Configuration

Address 0x1208

Address 0x1209

R/W	7	6	5	4	3	2	1	0
		—		ASP_STP	ASP_5050		ASP_FSD	
Default	0	0	0	1	0	0	0	0

Bits	Name	Description
7:5	_	Reserved
4		ASP start phase. Controls which LRCK/FSYNC phase starts a frame. See Section 4.9.5 for details.
	STP	0 The frame begins when LRCK/FSYNC transitions from high to low 1 (Default) The frame begins when LRCK/FSYNC transitions from low to high
3		ASP LRCK fixed 50/50 duty cycle. Determines whether the duty cycle is fixed or programmable. See Section 4.9.5 for details.
	5050	 0 (Default) Programmable duty cycle. Determined by FSYNC_PULSE_WIDTH_LB (see p. 139), FSYNC_PULSE_WIDTH_UB, and FSYNC_PERIOD_xSB (see p. 139). 1 50/50 Mode. Fixed 50% duty cycle
2:0	ASP_ FSD	ASP frame-start delay. Determines the delay before the start of an ASP frame in ASP_SCLK periods. See Section 4.9.2. 000 (Default) 0 delay 001 0.5 delay 010 1.0 delay 101 2.5 delay 110–111 Reserved

7.5.9 FS Rate Enable

R/W	7	6	5	4	3	2	1	0
		-	-			FS_	EN	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3:0	FS_EN	Fs rate enable. Provides enables for all internally generated Fs rates. 0 = disabled; 1 = enabled. Section 4.11 gives details.
		FS_EN[0] Enable IASRC 96K and lower rates. FS_EN[1] Enable OASRC96K and lower rates. FS_EN[2] Enable IASRC 192, 176.4, and 176.471 K rates FS_EN[3] Enable OASRC 192, 176.4, and 176.471 K rates 0000 (Default) All disabled



.5.10	Input /	ASRC Clock Sel	ect				А	ddress 0x12
R/W	7	6	5	4	3	2	1	0
Γ			-	_			CLK_IAS	RC_SEL
Default	0	0	0	0	0	0	0	0
its	Name			[Description			
:2	—	Reserved						
:0 CI	LK_IASRC_ SEL	Input ASRC clock select 00 (Default) 6 MHz	ct. Selects in 01 12 MHz				programming o	details.
5.11	Outpu	t ASRC Clock S	elect				A	ddress 0x12
R/W	7	6	5	4	3	2	1	0
			-				CLK_OAS	SRC_SEL
efault	0	0	0	0	0	0	0	0
ts	Name			[Description			
	Name —	Reserved			•			
2	Name — CLK_ ASRC_SEL	Reserved Output ASRC clock sel 00 (Default) 6 MHz	ect. Selects o 01 12 I	output ASRC MCL	•	y. See Section 4.11 fe 11 Rese		ig details.
:2 :0 O/	 CLK_ ASRC_SEL	Output ASRC clock sel	01 12 1	output ASRC MCL	K _{INT} frequenc		rved	-
:2 :0 O/	 CLK_ ASRC_SEL	Output ASRC clock sel 00 (Default) 6 MHz	01 12 1	output ASRC MCL	K _{INT} frequenc		rved	-
:2 :0 .0/ .5.12	CLK_ ASRC_SEL	Output ASRC clock sele 00 (Default) 6 MHz ivide Configurat	01 12 1	output ASRC MCL MHz	K _{INT} frequenc 10 24 MHz	11 Rese	rved	uddress 0x12
:2 :0 .5.12 R/W	CLK_ ASRC_SEL	Output ASRC clock sele 00 (Default) 6 MHz ivide Configurat	01 12 1 i on 1 5	output ASRC MCL MHz	K _{INT} frequenc 10 24 MHz	11 Rese	arved A	uddress 0x12
. 5.12 R/W efault	CLK_ ASRC_SEL PLL D	Output ASRC clock sele 00 (Default) 6 MHz ivide Configurat	01 12 1 5 	output ASRC MCL MHz 4	K _{INT} frequenc 10 24 MHz 3	2 PLL_REF_INV	1 SCLK_F	ddress 0x12 0 PREDIV

1	:3		Reserved
2	2	PLL_REF_	Invert PLL reference clock. See Table 4.7.3 for programming guidelines.
		INV	0 (Default) Normal 1 Inverted
1:	:0	SCLK_ PREDIV	PLL reference divide select. See Table 4.7.3 for programming guidelines. 00 (Default) Divide by 1 01 Divide by 2 10 Divide by 4 11 Divide by 8
		FILLDIV	to (Default) Divide by 1 OT Divide by 2 To Divide by 4 TT Divide by 6

7.6 Interrupt Registers

7.6.1 ADC Overflow Interrupt Status

R/O	7	6	5	4	3	2	1	0
				—				ADC_OVFL
Default	0	0	0	0	0	0	0	х

Bits	Name	Description
7:1	—	Reserved
0		ADC overflow. Indicates the overrange status in the corresponding signal path. Rising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit.
		0 No digital clipping has occurred in the data path of the respective signal source. 1 Digital clipping has occurred in the data path of the respective signal source.

7.6.2 Mixer Interrupt Status

R	0 7	6	5	4	3	2	1	0		
		_			EQ_BIQUAD_OVFL	EQ_OVFL	MIX_CHA_OVFL	MIX_CHB_OVFL		
Defa	ult 0	0	0	0	x	х	х	Х		
Bits	Name				Description					
7:4	_	Reserved								
3	EQ_ BIQUAD_ OVFL	Rising-edge state tran 0 No digital clipping	igital equalizer biquad overflow. Indicates the overrange status in the individual biquads in the equalizer data path. ising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit. 0 No digital clipping occurred in one of the individual biquads in the equalizer data path 1 Digital clipping occurred in one of the individual biquads in the equalizer data path							

Address 0x1301



Bits	Name	Description
2	EQ_OVFL	Digital equalizer data path overflow. Indicates the overrange status of the equalizer data path. Rising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit.
		0 No digital clipping occurred in the equalizer data path. 1 Digital clipping occurred in the equalizer data path. Note: If EQ overflow conditions occur regularly, it is recommended that the EQ coefficients be modified.
1	MIX_CHA_ OVFL	Channel overflow. Indicates the overrange status in the corresponding signal path. Rising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit.
0	MIX_CHB_ OVFL	0 No digital clipping has occurred in the data path of the respective signal source. 1 Digital clipping has occurred in the data path of the respective signal source.

7.6.3 SRC Interrupt Status

Address 0x1303

1.0.		interrupt Otata						
R	/O 7	6	5	4	3	2	1	0
					SRC_OUNLK	SRC_IUNLK	SRC_OLK	SRC_ILK
Defa	ult 0	0	0	0	х	х	х	х
Bits	Name				Description			
7:4	_	Reserved						
3	SRC_OUNLK	SRC unlock status. Ind	icates SRC unloc	ck status for the ou	itput path. Status is	valid only if serial	-port LRCK is togg	ling.
		0 Locked 1 Unlocked						
2	SRC_IUNLK	SRC unlock status. Ind	icates SRC unloc	k status for the in	out path. Status is v	/alid only if serial-p	oort LRCK is toggli	ng.
		0 Locked 1 Unlocked						
1	SRC_OLK	SRC lock status. Indica	tes SRC lock sta	tus for the ASP οι	itput path. Status is	valid only if serial	-port LRCK is togg	ling.
		0 Unlocked 1 Locked						
0	SRC_ILK	SRC lock status. Indica	tes SRC lock sta	tus for the ASP in	put path. Status is v	/alid only if serial-p	oort LRCK is toggli	ng.
		0 Unlocked 1 Locked						

7.6.4 ASP RX Interrupt Status

R/O	7	6	5	4	3	2	1	0
		—		ASPRX_OVLD	ASPRX_ERROR	ASPRX_LATE	ASPRX_EARLY	ASPRX_NOLRCK
Default	0	0	0	х	x	х	х	х

Bits	Name	Description
7:5		Reserved
4	ASPRX_ OVLD	 ASP RX request overload. Set when too many input buffers request processing at once. 0No interrupt 1 Interrupt detected. ASP RX cannot retrieve data from the internal input buffers because at least one of the following violations has occurred: —The ASP RX core clock frequency is less than SCLK/8. —The LRCK frame (non-50/50 Mode) or LRCK subframe (50/50 Mode) period is less than 16 SCLK periods (assuming the ASP RX core clock frequency is equal to SCLK/8).
3	ASPRX_ ERROR	ASP RX LRCK error. Logical OR of ASPRX_LATE and ASPRX_EARLY, described below. 0 No interrupt 1 Interrupt detected
2	ASPRX_ LATE	ASP RX LRCK late. Determines whether the number of SCLK periods per LRCK phase (high or low) is greater than the expected count, as determined by the FSYNC_PERIOD_xSB and FSYNC_PULSE_WIDTH_x fields. 0 No interrupt 1 Interrupt detected
1		ASP RX LRCK early. Determines whether the number of SCLK periods per LRCK phase (high or low) is less than the expected count, as determined by FSYNC_PERIOD_xSB (see p. 139) and FSYNC_PULSE_WIDTH_x (see p. 139). 0 No interrupt 1 Interrupt detected
0		ASP RX no LRCK. Determines whether the SCLK periods counted exceeds twice the value of LRCK period (FSYNC_ PERIOD_xSB) without an LRCK edge. 0 No interrupt 1 Interrupt detected



Address 0x1305

7.6.5 ASP TX Interrupt Status

		-									
R/	0 7	6	5	4	3	2	1	0			
			—		ASPTX_SMERROR	ASPTX_LATE	ASPTX_EARLY	ASPTX_NOLRCK			
Defau	ult O	0	0	0	x	x	х	x			
Bits	Name		Description								
7:4		Reserved									
3	ASPTX_				smit state machine car			, ,			
	SIVIERROR	ILO ASP RX real	iest overioad. Il a	ali channei size	and location registers	s are property co	onilaurea lo nono	venapping values.			

	OMENTON	this error status should never be set.
		0 No interrupt 1 Interrupt detected
2	ASPTX_ LATE	ASP TX LRCK late. Determines whether the number of SCLK periods per LRCK phase (high or low) is greater than the expected count as determined by the FSYNC_PERIOD_xSB and FSYNC_PULSE_WIDTH_x fields.
		0 No interrupt 1 Interrupt detected
1	ASPTX_ EARLY	ASP TX LRCK early. Determines whether the number of SCLK periods per LRCK phase (high or low) is less than the expected count indicated by FSYNC_PERIOD_xSB (see p. 139) and FSYNC_PULSE_WIDTH_x (see p. 139).
		0 No interrupt 1 Interrupt detected
0	ASPTX_ NOLRCK	ASP TX no LRCK. Determines whether the number of SCLK periods counted exceeds twice the value of LRCK period (FSYNC_PERIOD_xSB) without an LRCK edge.

7.6.6 Codec Interrupt Status

0 No interrupt 1 Interrupt detected

Address 0x1308

Address 0x1309

R/O	7	6	5	4	3	2	1	0
				-			HSDET_AUTO_DONE	PDN_DONE
Default	0	0	0	0	0	0	x	х

Bits	Name	Description
7:2	—	Reserved
1	_	Automatic headset detect done. Indicates when HSDET logic has finished its detection cycle and the headset can be read from HSDET_COMPx_OUT.
	DONE	0 HSDET is disabled or has not completed its detection cycle. 1 The HSDET logic has completed its detection cycle.
0		Power-down done. Indicates when the codec has powered down and MCLK can be stopped, as determined by various power-control and headset-interface register settings.
		0 Not completely powered down 1 Powered down as a result of PDN_ALL having been set.

7.6.7 Detect Interrupt Status 1

R/O	7	6	5	4	3	2	1	0
	HSBIAS_SENSE	TIP_SENSE_PLUG	TIP_SENSE_UNPLUG			—		
Default	х	х	х	х	х	х	х	х

Bits	Name	Description
7	HSBIAS_SENSE	HSBIAS sense. Indicates whether the HSBIAS output current falls below the HSBIAS_SENSE_TRIP value.
		0 Output current has not gone below the specified threshold. 1 Output current has gone below the specified threshold.
6	TIP_SENSE_PLUG	Tip sense plug event. Indicates the undebounced status of a plug event on the TIP_SENSE pin. ¹
		0 No HP plug event 1 HP plug event
5	TIP_SENSE_UNPLUG	Tip sense unplug event. Indicates the undebounced status of an unplug event on the TIP_SENSE pin. ¹
		0 (Default) No HP unplug event 1 HP unplug event
4:0		Reserved

1. This bit is affected by EVENT_STATUS_SEL (see p. 153). It is active only if TIP_SENSE_CTRL (p. 151) is configured so the tip-sense circuit is powered up. If the system is configured for standby operation, the sticky version of this bit (that also accounts for events that occurred during standby) can be read back after a wake event. Use EVENT_STATUS_SEL to retrieve this bit's information under that scenario.



7.6.	8 Detect Interr	upt Statu	is 2					Address 0x130A
R	/O 7	6	5	4	3	2	1	0
	DETECT_TRUE_DETI FALSE	ECT_FALSE_ TRUE		_		HSBIAS_HIZ	SHORT_ RELEASE	SHORT DETECTED
Defa	ult x	x	x	х	x	x	х	х
Bits	Name				Descriptio	n		
7	DETECT_TRUE_FALSE	ALSE Mic detect True-to-False. Indicates whether the mic level detector transitions from True to False. 0 No transition detected 1 Transition from True to False detected				alse.		
6	DETECT_FALSE_TRUE	0 No trans	Mic detect False-to-True. Indicates whether the mic level detector transitions from False to True. 0 No transition detected 1 Transition from False to True detected					
5:3	—	Reserved	Reserved					
2	HSBIAS_HIZ	0 Not eng	HSBIAS Hi-Z engaged. 0 Not engaged 1 Engaged					
1	SHORT_RELEASE	Short release. ¹ Indicates whether the S0 button-detect block output a low-to-high edge on the version of the short condition indicator that is sent to the control port. This status is debounced as per DEBOUNCE_TIME in Normal Mode. If M_SHORT_RELEASE = 0, a shadow register captures up to two button-press events. Reading the register once transfers shadow register contents into this register, therefore, the register can be read twice per interrupt event. Shadow bits are not available in Wake Mode (only VP present). This bit is affected by EVENT_STATUS_SEL (see p. 153).						
1			INI has not tra	waitiawad abaya	the chart data at	threadald		

0 HSBIAS_IN has not transitioned above the short detect threshold.

	I HSBIAS_IN transitioned above the short detect threshold.
SHORT_DETECTED	Short detected. ¹ Indicates whether a high-to-low edge occurred on the version of the short condition indicator,
	sourced by the S0 button-detect block output, that is sent to the control port. Status is debounced per
	DEBOUNCE_TIME in Normal Mode This bit is affected by EVENT_STATUS_SEL (see p. 153).
	0 HSBIAS IN has not transitioned below the short-detect threshold.
	1 HSBIAS IN transitioned below the short-detect threshold.

1. This bit is active only if DETECT_MODE (see p. 152) is set so the short-detection circuit is active. If the system is configured for standby operation, the sticky version of this bit (which accounts for events that occurred during standby) can be read back after a wake event. Use EVENT_STATUS_ SEL to retrieve this bit's information under that scenario.

7.6.9 **SRC Partial Lock Interrupt Status**

Address 0x130B

R/O	7	6	5	4	3	2	1	0
	_	DAC_UNLK	ADC_UNLK	-	_	DAC_LK		ADC_LK
Default	х	x	х	х	х	х	х	х

Bits	Name	Description			
7		Reserved			
6	DAC_UNLK	ASP input SRC unlock status.			
		0 Locked 1 Unlocked			
5	ADC_UNLK	ASP output SRC unlock status.			
		0 Locked 1 Unlocked			
4:3	_	Reserved			
2	DAC_LK	ASP input partial SRC lock status.			
		0 Unlocked 1 Locked			
1	—	Reserved			
0	ADC_LK	ASP output partial SRC lock status.			
		0 Unlocked 1 Locked			

0



7.6.10 VP Monitor Interrupt Status Address 0x130D R/O 7 6 5 4 3 2 1 0 VPMON TRIP Default 0 0 0 0 0 0 0 х Bits Name Description 7:1 Reserved VPMON_TRIP VP monitor interrupt. If the VP power supply falls below 2.6 V, this bit is set. See Section 4.15.1 for details. 0 0 No interrupt 1 Interrupt detected

7.6.11 PLL Lock Interrupt Status

R/	0 7	6	5	4	3	2	1	0	
				—				PLL_LOCK	
Defa	ult 0	0	0	0	0	0	0	х	
Bits	Name		Description						
7:1	—	Reserved							
0	PLL_LOCK	PLL lock. Indicates	PLL lock. Indicates the lock state of the PLL.						
		0 No interrupt 1 Interrupt detecte	0 No interrupt 1 Interrupt detected						

7.6.12 Tip/Ring Sense Plug/Unplug Interrupt Status

Address 0x130F

Address 0x1316

Address 0x130E

R/O	7	6	5	4	3	2	1	0	l
		_	_		TS_UNPLUG	TS_PLUG	RS_UNPLUG	RS_PLUG	I
Default	0	0	0	0	х	х	х	х	

Bits	Name	Description
7:4	_	Reserved
3	TS_UNPLUG	Tip sense unplug status. See Section 4.14.4 for details. Setting TS_INV reverses the meaning of this bit.
		0 Condition is not present. 1 Condition is present.
2	TS_PLUG	Tip sense plug status. See Section 4.14.4 for details. Setting TS_INV reverses the meaning of this bit.
		0 Condition is not present. 1 Condition is present.
1	RS_UNPLUG	Ring sense unplug status. See Section 4.14.4 for details. Setting RS_INV reverses the meaning of this bit.
		0 Condition is not present. 1 Condition is present.
0	RS_PLUG	Ring sense plug status. See Section 4.14.4 for details. Setting RS_INV reverses the meaning of this bit.
		0 Condition is not present. 1 Condition is present.

7.6.13 ADC Overflow Interrupt Mask

-	-							
R/\	N 7	6	5	4	3	2	1	0
				—				M_ADC_OVFL
Defau	ılt O	0	0	0	0	0	0	1
Bits	Name				Description			
7:1	_	Reserved						
0	M ADC	ADC OVEL mask						

0	M_ADC_	ADC_OVFL mask.
	OVFL	0 Unmasked
		1 (Default) Masked



Address 0x1317

Address 0x1318

Address 0x1319

7.6.14 Mixer Interrupt Mask

R/	W 7	6	5	4	3	2	1	0
		_			M_EQ_ BIQUAD_OVFL	M_EQ_OVFL	M_MIX_CHA_OVFL	M_MIX_CHB_OVFL
Defa	ult 0	0	0	0	1	1	1	1
Bits	Name				Descri	ption		
7:4	_	Reserved						
3	M_EQ_BIQUAD_OVFL	EQ_BIQUAD	_OVFL mask.					
		0 Unmaske 1 (Default) I						
2	M_EQ_OVFL	EQ_OVFL ma	ask.					
		0 Unmaske 1 (Default) I						
1	M_MIX_CHA_OVFL	MIXER_CHx_OVFL mask.						
0	M_MIX_CHB_OVFL	0 Unmaske 1 (Default) l						

7.6.15 SRC Interrupt Mask

R/W	7	6	5	4	3	2	1	0
					M_SRC_OUNLK	M_SRC_IUNLK	M_SRC_OLK	M_SRC_ILK
Default	0	0	0	0	1	1	1	1

Bits	Name	Description					
7:4	_	served					
3		SRC_OUNLK mask.					
	OUNLK	0 Unmasked 1 (Default) Masked					
2		SRC_IUNLK mask.					
	IUNLK	0 Unmasked 1 (Default) Masked					
1	M_SRC_OLK	SRC_OLK mask.					
		0 Unmasked 1 (Default) Masked					
0	M_SRC_ILK	SRC_ILK mask.					
		0 Unmasked 1 (Default) Masked					

7.6.16 ASP RX Interrupt Mask

R/W	7	6	5	4	3	2	1	0
		—		M_ASPRX_OVLD	M_ASPRX_ERROR	M_ASPRX_LATE	M_ASPRX_EARLY	M_ASPRX_NOLRCK
Default	0	0	0	1	1	1	1	1

Bits	Name	Description
7:5	_	Reserved
4	M_ASPRX_	ASPRX_OVFL mask.
	OVLD	0 Unmasked 1 (Default) Masked
3	M_ASPRX_	ASPRX_ERROR mask.
	ERROR	0 Unmasked 1 (Default) Masked
2	M_ASPRX_	ASPRX_LATE mask.
	LATE	0 Unmasked 1 (Default) Masked
1	M_ASPRX_	ASPRX_EARLY mask.
	EARLY	0 Unmasked 1 (Default) Masked
0	M_ASPRX_	ASPRX_NOLRCK mask.
	NOLRCK	0 Unmasked 1 (Default) Masked



7.6.17 ASP TX Interrupt Mask

Bits	Name				Descripti	on		
Defau	lt 0	0	0	0	1	1	1	1
		_	-		M_ASPTX_SMERROR	M_ASPTX_LATE	M_ASPTX_EARLY	M_ASPTX_NOLRCK
R/V	V 7	6	5	4	3	2	1	0
		•						

7:4	_	Reserved
3	M_ASPTX_	ASPTX_SMERROR mask.
	SMERROR	0 Unmasked
		1 (Default) Masked
2	M_ASPTX_	ASPTX_LATE mask.
	LATE	0 Unmasked
		1 (Default) Masked
1	M_ASPTX_	ASPTX_EARLY mask.
	EARLY	0 Unmasked
		1 (Default) Masked
0	M_ASPTX_	ASPTX_NOLRCK mask.
	NOLRCK	0 Unmasked
		1 (Default) Masked

7.6.18 Codec Interrupt Mask

R/W 7 6 5 4 2 0 3 1 M HSDET AUTO DONE M PDN DONE Default 0 0 0 0 0 0 1 1

Bits	Name	Description
7:2	_	Reserved
1	M_HSDET_ AUTO_DONE	HSDET_AUTO_DONE mask. 0 Unmasked 1 (Default) Masked
0	M_PDN_ DONE	PDN_DONE mask. 0 Unmasked 1 (Default) Masked

7.6.19 SRC Partial Lock Interrupt Mask

R/W	7	6	5	4	3	2	1	0
	_	M_DAC_UNLK	M_ADC_UNLK	_	_	M_DAC_LK	_	M_ADC_LK
Default	0	1	1	1	1	1	1	1

Bits	Name	Description
	Name	•
7	—	Reserved
6	M_DAC_	ASP input unlock mask.
	ŪNLK ⁻	0 Unmasked
		1 (Default) Masked
5	M_ADC_	ASP output unlock mask.
	ŪNLK	0 Unmasked
		1 (Default) Masked
4–3		Reserved
2	M_DAC_LK	ASP input lock mask.
		0 Unmasked
		1 (Default) Masked
1	_	Reserved
0	M_ADC_LK	ASP output lock mask.
		0 Unmasked
		1 (Default) Masked

Address 0x131B

Address 0x131C



VP Monitor Interrupt Mask Address 0x131E 7.6.20 R/W 7 6 5 4 3 2 1 0 M VPMON TRIP Default 0 0 0 0 0 0 0 1 Bits Name Description 7:1 Reserved 0 Μ VP monitor mask. VPMŌN 0 Unmasked. Unmask/enable this bit only when VP exceeds the detection voltage threshold; applicable to power-up conditions or if VP is not at its steady-state voltage. TRIP 1 (Default) Masked 7.6.21 **PLL Lock Mask** Address 0x131F R/W 7 6 0 5 4 3 2 1 M PLL LOCK

Defau	ult O	0	0	0	0	0	0	1
Bits	Name				Description			
7:1	—	Reserved						
0		PLL lock mask.						
	LOCK_	0 Unmasked 1 (Default) Masked						

7.6.22 Tip/Ring Sense Plug/Unplug Interrupt Mask

R/W	7	6	5	4	3	2	1	0
			-		M_TS_UNPLUG	M_TS_PLUG	M_RS_UNPLUG	M_RS_PLUG
Default	0	0	0	0	1	1	1	1

	•	· · ·
Bits	Name	Description
7:4	_	Reserved
3		Tip sense unplug mask.
	UNPLUG	0 Unmasked 1 (Default) Masked
2	M_TS_ PLUG	Tip sense plug mask. 0 Unmasked 1 (Default) Masked
1:0	_	Reserved
1	UNPLUG	Ring sense unplug mask. 0 Unmasked 1 (Default) Masked
0	M_RS_ PLUG	Ring sense plug mask. 0 Unmasked 1 (Default) Masked

7.7 Fractional-N PLL Registers

7.7.	1 P	LL Contro	11						Address 0x1501
R/	W	7	6	5	4	3	2	1	0
									PLL_START
Defa	ult	0	0	0	0	0	0	0	0
Bits	Name				De	escription			
7:1		Reserved							
0	PLL_ START	PLL start. If MCLK_SRC_SEL = 0, the PLL is bypassed and can be powered down by clearing PLL_START. See Section 4.7.3. 0 (Default) Powered off. 1 Powered on							

Address 0x1320



7.7.2 PLL Division Fractional Bytes 0–2

Address 0x1502-0x1504

Address 0x1505

Address 0x1508

Address 0x150A

Address 0x151B

			onal Bytoo	U L					
R/\	N 7	6	5	4	3	2	1	0	
0x150)2	PLL_DIV_FRAC[7:0]							
0x150)3	PLL_DIV_FRAC[15:8]							
0x150)4	PLL_DIV_FRAC[23:16]							
Defau	ult 0	0	0	0	0	0	0	0	
Bits	Name				Description				
7:0	PLL_DIV_ FRAC[7:0]								
7:0	PLL_DIV_ FRAC[15:8]	PLL fractional portion		middle byte; e.g., (0xFF means (2 [_]	9 + 2-10 ++2-1	⁶). See Section 4	.7.3 for details.	
	FRAC[15:8]	0000 0000 (Defaul	t)						

7:0 PLL_DIV_ FRAC[23:16] PLL fractional portion of divide ratio MSB; e.g., 0xFF means $(2^{-1} + 2^{-2} + ... + 2^{-8})$. See Section 4.7.3 for details.

7.7.3 PLL Division Integer

R/W	7	6	5	4	3	2	1	0
	PLL_DIV_INT							
Default	0	1	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_DIV_INT	PLL integer portion of divide ratio. Integer portion of PLL feedback divider. See Section 4.7.3 for details.
		0100 0000 (Default)

7.7.4 PLL Control 3

R/W	7	,	6	5	4	3	2	1	0
					PLL_D	IVOUT			
Default	C)	0	0	1	0	0	0	0
Bits	Name				De	escription			

7:0	PLL_	Final PLL clock output divide value. See Section 4.7.3 for configuration details.
	DIVOŪT	0001 0000 (Default)

7.7.5 PLL Calibration Ratio

R/W	7	6	5	4	3	2	1	0
				PLL_CAL	_RATIO			
Default	1	0	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_CAL_ RATIO	PLL calibration ratio. See Section 4.7.3 for configuration details. Target value for PLL VCO calibration. 1000 0000 (Default)

7.7.6 PLL Control 4

R/	W	7	6	5	4	3	2	1	0
				-	-			PLL_I	MODE
Defa	ult	0	0	0	0	0	0	1	1
Bits	Name				De	scription			
7:2		Reserved							
1:0	PLL_	PLL bypas	s mode. Config	ures 500/512 and		or bypasses. Se	e Section 4.7.3 fo	or configuration d	letails.



Address 0x1925

7.8 HP Load-Detect Registers

7.8.1 Load-Detect R/C Status

-								
R/	0 7	6	5	4	3	2	1	0
		_		CLA_STAT	-	_	RLA_	STAT
Defau	ult O	0	0	0	0	0	0	0
Bits	Name				Description			
7:6	_	Reserved						
4	CLA_STAT	Note: Low capaci 0 (Default) High		HPA. See Section determined with $C_L \ge 2 nF$)			vere determined wit	th C _L = 10 nF.
1:0	RLA_STAT	Resistor load-det 00 (Default) 15 01 30 Ω		IPA. See <mark>Section 4</mark> 10 3 kΩ 11 Reserved	4.4 for details.			

7.8.2 HP Load Detect Done

R/O 7 6 5 3 4 2 1 n HPLOAD DET DONE Default 0 0 0 0 0 0 0 0

Bits	Name	Description
7:1	_	Reserved
0	HPLOAD_ DET_DONE	 HP load detect done. Indicates whether HP load detection is finished. See Section 4.4.4 for details. 0 (Default) HP load is not finished. 1 HP load is finished.

7.8.3 HP Load Detect Enable

Address 0x1927

Address 0x1926

R/	0 7	6	5	4	3	2	1	0
				—				HP_LD_EN
Defau	ult O	0	0	0	0	0	0	0
Bits	Name				Description			
7:1	—	Reserved						
0	HP LD EN	HP load detect enal	ole. A 0-to-1 bit tr	ransition initiates	load detection.	See Section 4.4.4	for details.	


HP_LD_EN	HP load detect enable. A 0-to-1 bit transition initiates load detection. See Section 4.4.4 for details.
	0 (Default) Disabled

1 Énabled

7.9 Headset Interface Registers

7.9.1 HSBIAS Sense and Hi-Z Autocontrol

Address 0x1B70



6

Sets HSBIAS to Hi-Z Mode when the current sense goes below its trip point or a HP unplug event occurs, depending on which detector is enabled. To disengage Hi-Z Mode, clear this bit before resetting it to 1.



Bits	Name		De	scription				
5	TIP_ SENSE	Tip sense enable. Updatabl configured to affect its cont		bled. If AUTO_HSBIAS_H	IIZ = 1, a tip sense unplug event can be			
	EN	0 (Default) TIP SENSE u	Default) TIP_SENSE unplug event does not affect the HSBIAS. TIP_SENSE unplug event affects the HSBIAS Hi-Z Mode if AUTO_HSBIAS_HIZ = 1.					
4:3	_	Reserved						
2:0		HSBIAS current sense trip po trip point in Table 3-15 lists 1 000 12 µA		point sensed across the ext 100 64 µA	ernal 2.21-kΩ bias resistor. Current sense 110 93 μΑ			
		001 23 µA	011 (Default) 52 μA	101 75 µA	111 104 µA			

7.9.2 Wake Control

Address 0x1B71

R/W	7	6	5	4	3	2	1	0
	M_MIC_WAKE	M_HP_WAKE	WAKEB_MODE		-	_		WAKEB_CLEAR
Default	1	1	0	0	0	0	0	0

Bits	Name	Description
7	M_MIC_	Mask mic button detect wake. ^{1,2} Configures the mask for the mic-button detect wake status.
	WAKE	0 Unmasked. The occurrence of a wake interrupt affects WAKE. 1 (Default) Masked. The occurrence of a wake interrupt does not affect WAKE.
6	M_HP_	Mask tip sense wake. ^{1,2} Configures the mask for the tip-sense wake status.
	WAKE	0 Unmasked. The occurrence of a wake interrupt affects WAKE. 1 (Default) Masked. The occurrence of a wake interrupt does not affect WAKE.
5	WAKEB_ MODE	WAKE output mode. ¹ Configures the mode of operation for the WAKE output 0 (Default) Output is latched low after a trigger event until WAKEB_CLEAR is toggled. 1 Output follows the combination logic directly (nonlatched).
4:1	—	Reserved
0	WAKEB_	WAKE output clear. Applicable only if WAKEB_MODE = 0 and an event triggers the WAKE output to latch low.
	CLEAR	 0 (Default) WAKE output normal operation. If WAKEB_MODE = 1, WAKEB_CLEAR does not deassert WAKE, but clears <u>TIP_SENSE_PLUG</u>, TIP_SENSE_UNPLUG, SHORT_DETECTED, SHORT_RELEASE in the VP domain. 1 WAKE output deasserted (the TIP_SENSE_PLUG, TIP_SENSE_UNPLUG, SHORT_DETECTED, SHORT_RELEASE bits in the VP domain are also cleared).

1. This bit can be changed only if LATCH_TO_VP is enabled (see p. 152).

2. Before unmasking status, pending wake events must be cleared via WAKEB_CLEAR. They are also cleared when deactivating and then reactivating the relevant mode using DETECT_MODE (see p. 152). A powered-down device using the CS42L42 does not respond to the associated detect wake event.

7.9.3 ADC Disable Mute

Address 0x1B72

Address 0x1B73

R/W	7	6	5	4	3	2	1	0
,	ADC_DISABLE_S0_MUTE				—			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	ADC_	Disable ADC automute on S0 button press. For S0 automute to operate, DETECT_MODE must be set to 11.
	DISABLE_S0_ MUTE	0 (Default) Enabled. If HSBIAS_IN goes below the S0 threshold, ADC mutes. If DETECT_MODE = 11 and the HSBIAS_IN pin is floating, the ADC path could be muted due to the pin floating below the S0 trip threshold. 1 Disabled
6:0	—	Reserved

7.9.4 Tip Sense Control 2

R/W	7	6	5	4	3	2	1	0
	TIP_SEN	SE_CTRL	TIP_SENSE_INV		—		TIP_SENSE	DEBOUNCE
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7:6	TIP_SENSE_	Tip sense control.Configures operation of the tip-sense circuit.
	CTRL	 Note: This bit can be updated only if LATCH_TO_VP (see p. 152) is enabled. 00 (Default) Disabled. The tip-sense circuit is powered down and does not report to the status registers (TIP_SENSE_PLUG and TIP_SENSE_UNPLUG in the VP domain are also cleared). 01 Digital input. Internal weak current source pull-up is disabled. 10 Reserved 11 Short detect. Internal weak current source pull-up is enabled.



Bits	Name	Description								
5	TIP_SENSE_	p sense invert. Used to invert the signal from the tip-sense circuit. Updatable only if LATCH_TO_VP is enabled.								
	INV	(Default) Not inverted Inverted								
4:2	_	Reserved								
1:0	TIP_SENSE_ DEBOUNCE	p sense debounce time. Sets tip sense unplug event (TIP_SENSE = 0) debounce time before status is reported. mings are approximate and vary with MCLK _{INT} and Fs _{INT} .								
		00 No debounce 01 200 ms 10 (Default) 500 ms 11 1000 ms								

7.9.5 Miscellaneous Detect Control

Address 0x1B74

R/W	7	6	5	4	3	2	1	0
		—		DETECT	_MODE	HSBIAS	S_CTRL	PDN_MIC_LVL_ DETECT
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:5	—	Reserved
4:3	DETECT_ MODE	Detection mode setting. ¹ Sets the appropriate mode to be used for the mic button detection. This bit is affected by LATCH_TO_VP (see p. 152).
		00 (Default) Inactive (SHORT_DETECTED and SHORT_RELEASE in the VP domain are also cleared) 01 Short detect only. Normal interrupts do not function; the INT pin follows the S0 comparator directly while the SHORT_ DETECTED mask is cleared and remains high while the SHORT_DETECTED mask is set. 10 Reserved
		11 Normal Mode. HSBIAS output uses a high-performance reference for 2.0- or 2.7-V Mode. See HSBIAS_CTRL. If LATCH_TO_VP = 1, PDN_ALL = 1 overrides DETECT_MODE setting and powers down the CS42L42.
2:1	HSBIAS_	HS bias output control. ¹ Sets the mode for the HSBIAS output pin. See the DETECT_MODE description, above.
	CTRL	 00 Output is Hi-Z. The HSBIAS output uses a low-performance, low-power reference. If the HSBIAS-to-HS4 switch is closed (SW_HSB_HS4 = 1), the HS4 pin can float unless terminated with a load of at least 100 kΩ. 01 (Default) 0.0 V (weak ground, see Table 3-14, Footnote 1). 10 2.0 V. Wait for circuits to completely power up. A setting of 10 or 11 is required for headset interface functionality. 11 2.7 V. Wait for circuits to completely power up. A setting of 10 or 11 is required for headset interface functionality. Note: If DETECT_MODE = 11, the HSBIAS output uses a high-performance reference. If DETECT_MODE ≠ 11, the HSBIAS output uses a low-performance, low-power reference. To avoid audible artifacts if the HS path is active, the path must be muted before changing the HSBIAS settings.
		 LATCH_TO_VP = 1, PDN_ALL = 1 overrides HSBIAS_CTRL settings and powers down the CS42L42. Table 3-15 more precisely specifies voltages present on the HSBIAS output for each HSBIAS_CTRL setting, accounting for the effect of DETECT_MODE. It also documents HS bias power-up time.
0	PDN_MIC_	Power-down mic DC level detect. Configures the power state of the mic-level detect circuit.
	LVL_ DETECT	0 Powered up. See Table 3-14 for the level detect power-up time. 1 (Default) Powered down This feature can be used at any time (set in parallel with any other detection mode), but should not be continuously enabled
		if the HS input is enabled because the HS noise performance is degraded.

1. This bit can be updated only if LATCH_TO_VP is enabled.

7.9.6 Mic Detect Control 1

Address 0x1B75

R/	W 7	6	5	4	3	2	1	0
	LATCH_T	O_VP EVENT_STATUS_SEL			HS_DETECT_	LEVEL		
Defau	ult O	0	0	1	1	1	1	1
Bits	Name			Desc	ription			
7 LATCH_ TO_VP Latch to VP registers. Controls the transfer of writable control registers in the VD_FILT supply dom in the VP supply domain. Can be used to enable setting sticky status bits in the VP domain. 0 (Default) Inhibits the transfer of VD_FILT registers to VP registers (latched mode). Enables th status latches. 1 Transfers VD_FILT fields to VP fields (transparent mode). Disables setting of VP sticky status						bles the setting o	-	
		Affected registers: • DETECT_MODE on p. 152 • TIP_SENSE_EN on p. 151 • M_MIC_WAKE on p. 151		M_HP_WAKE on M_SHORT_DETI HSBIAS_CTRL o SW_REF_HSx or	ECTED on p. 154 on p. 152	 SW_GN 	B_HSx on p. 13 IDHS_HSx on p. MODE p. 151	



Bits	Name	Description
6	EVENT_	Event status selection. Selects the level of processing on readable status originating in the VP supply domain.
	STATUS_ SEL	0 (Default) Raw (unprocessed) status events are selected. 1 Sticky processed status events are selected. Affected registers:
		TIP_SENSE_PLUG on p. 143 SHORT_DETECTED on p. 144 SHORT_RELEASE on p. 144
5:0	HS_	Mic 2 voltage level-detect setting (% of HSBIAS). Sets the level of the threshold to be used for detecting headset modules.
	DETECT_ LEVEL	01 1111 (Default) The DC detector can be used at any time (set in parallel with any other detection mode), but should not be continuously enabled if the HS input is enabled because the HS noise performance is degraded. DC detector settling time is 11 ms.

7.9.7 Mic Detect Control 2

Address 0x1B76

Address 0x1B77

R/W	7	6	5	4	3	2	1	0
		DEBOUNCE_TIME				_		
Default	0	0	1	0	1	1	1	1

Bits	Name		Description									
7:5	DEBOUNCE_	Debounce time (ms). Sets	ounce time (ms). Sets the time to be used for S0 button detect (SHORT DETECTED and SHORT RELEASE)									
	TIME	debounce when in Normal	ebounce when in Normal Mode. Timings are approximate and vary with MCLK _{INT} .									
		000 10 ms	010 30 ms	100 50 ms	110 70 ms							
		001 (Default) 20 ms	011 40 ms	101 60 ms	111 80 ms							
4:0	—	Reserved										

7.9.8 Detect Status 1

	2010010							
R/O	7	6	5	4	3	2	1	0
	TIP_SENSE	HSBIAS_HIZ			-	—		
Default	x	x	0	x	x	x	x	x

Bits	Name	Description
7	TIP_SENSE	TIP_SENSE circuit status. The plug-to-unplug edge is debounced for the set debounce time (see TIP_SENSE_ DEBOUNCE, p. 152).
		0 HP not plugged in 1 HP plugged in
6	HSBIAS_HIZ	HSBIAS Hi-Z Mode. Reports whether the HSBIAS Hi-Z Mode is enabled or disabled.
		0 Hi-Z Mode is disabled. 1 Hi-Z Mode is enabled.
5:0	_	Reserved

7.9.9 Detect Status 2

Address 0x1B78

R/O	7	6	5	4	3	2	1	0
				—			HS_TRUE	SHORT_TRUE
Default	Х	x	Х	x	0	х	х	x

Bits	Name	Description
7:2	_	Reserved
1	HS_TRUE	HS true. Reports whether voltage detected on HSBIAS_IN drops below the HS_DETECT_LEVEL threshold.
		0 False. HSBIAS_IN is above the specified threshold. 1 True. HSBIAS_IN is below the specified threshold.
0		Short true. Reports whether the voltage detected on HSBIAS_IN is below the S0 threshold. Valid only if DETECT_MODE = Normal Mode. Table 3-20 specified the threshold as "Short-Detect Threshold (S0 Button)." DEBOUNCE_TIME does not affect this bit, because its source is not debounced. 0 False. HSBIAS_IN is above the S0 threshold 1 True. HSBIAS_IN is below the S0 threshold



Address 0x1B79

7.9.10 Detect Interrupt Mask 1

R/W	7	6	5	4	3	2	1	0
M	1_HSBIAS_SENSE	M_TIP_SENSE_PLUG M	1_TIP_SENSE_UNPLUG			_		
Default	1	1	1	0	0	0	0	0
Interrunt m	and register hite	onyo oo o mooly for the in	torrupt courses in the inter	runt atatua	rogiotoro Inf	orrupto oro	described in C	Contion 4 10

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in Section 4.18.

Bits	Name	Description
7		HSBIAS_SENSE mask
	SENSE	0 Unmasked 1 (Default) Masked
6	M_TIP_	TIP_SENSE_PLUG mask
	SENSE_ PLUG	0 Unmasked 1 (Default) Masked
5	M_TIP_	TIP_SENSE_UNPLUG mask
	SENSE_ UNPLUG	0 Unmasked 1 (Default) Masked
4:0	—	Reserved

7.9.11 Detect Interrupt Mask 2

Address 0x1B7A

R/W	7 6 5 4		3	2	1	0		
	M_DETECT_ TRUE_FALSE	M_DETECT_ FALSE_TRUE		_		M_HSBIAS_HIZ	M_SHORT_ RELEASE	M_SHORT_ DETECTED
Default	1	1	1	1	1	1	1	1

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in Section 4.18.

Bits	Name	Description
7		DETECT_TRUE_FALSE mask
	TRUE_	0 Unmasked
	FALSE	1 (Default) Masked
6		DETECT_FALSE_TRUE mask
	FALSE_	0 Unmasked
	TRUE	1 (Default) Masked
5:2	_	Reserved
2		HSBIAS_HIZ mask
	HIZ	0 Unmasked
		1 (Default) Masked
1		SHORT_RELEASE mask. A shadow register for this bit captures up to two button-press events. Reading the register once transfers the contents of the shadow register into this one; therefore, it can be read twice per interrupt event. Shadow bits are not available in Wake Mode (only VP present).
		0 Unmasked 1 (Default) Masked
0		SHORT_DETECTED mask. This bit is affected by LATCH_TO_VP (see p. 152).
	DETECTED	0 Unmasked 1 (Default) Masked

7.10 Headset Bias Registers

7.10.1 Headset Bias Control

R/W	7	6	5	4	3	2	1	0
	HSBIAS_CAPLESS_EN	_	—		-	_		S_RAMP
Default	1	1	0	0	0	0	1	0

 Bits
 Name
 Description

 7
 HSBIAS_ CAPLESS_ EN
 HSBIAS capless enable. Indicates whether there is a capacitive load on HS bias output. 0 External capacitor present 1 (Default) No external capacitor (Default because there is no pin on HS bias output)

 6:5
 —
 Reserved

Address 0x1C03



Bits	Name	Description						
4	HSBIAS_	HSBIAS pull down. Used to enable a 60-k Ω pulldown on HS bias.						
	PD	0 (Default) Pulldown resistor off 1 Pulldown resistor on						
3:2		Reserved						
1:0	HSBIAS_	HSBIAS ramp rate. Sets bidirectional output ramp rate between ground and set level. See Table 3-15 for specifications.						
	RAMP	Note: After setting HSBIAS_RAMP and powering up the mic bias HSBIAS_CTRL (see p. 152), HSBIAS_RAMP cannot be changed until the ramp delay count is reached. Approximate ramp delay counts for HS_BIAS_RAMP = 00/01/10/11 are, respectively, 10/40/90/170 ms. After the ramp delay count, HS_TRUE and SHORT_TRUE (see p. 153) become valid.						
		00 Fast rise time; slow, load-dependent fall time.10 (Default) Slow01 Fast11 Slowest						

7.11 ADC Registers

7.11.1 ADC Control

Address 0x1D01

Address 0x1D02

Address 0x1D03

R/W	7	6	5	4	3	2	1	0
		_	ADC_NOTCH_ DIS	ADC_FORCE_ WEAK_VCM	_	ADC_INV	_	ADC_DIG_ BOOST
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
5		ADC digital notch filter disable. Disables the digital notch filter on the ADC.
	NOTCH_ DIS	0 (Default) Enabled 1 Disabled
4	ADC_	ADC force analog input weak VCM. Controls the status of the weak VCM for the analog input.
	FORCE_ WEAK_VCM	0 (Default) Normal operation 1 Forced on
3	_	Reserved
2	ADC_INV	ADC invert signal polarity. Configures the polarity of the ADC signal. See Section 4.13.1 for details.
		0 (Default) Not inverted 1 Inverted
3	_	Reserved
0		ADC digital boost. Configures a +20-dB digital boost on the ADC. See Section 4.1.3 for details.
	BOOST	0 (Default) No boost applied 1 +20-dB digital boost applied

7.11.2 ADC Soft-Ramp Enable

Dite	Nomo				Description			
Default	0	0	0	0	0	0	1	0
			_			ADC_ SOFTRAMP_EN	-	_
R/W	7	6	5	4	3	2	1	0

Bits	Name	Description
7:3		Reserved
2	ADC_ SOFTRAMP_ EN	ADC soft-ramp enable. Digital soft ramp enable bit for ADC. 0 (Default) Disabled 1 Enabled. The soft-ramp rate is set by DSR_RATE
1:0		Reserved

7.11.3 ADC Volume

	. Л							-		
R/\	N	7	6	5	4	3	2	1	0	
		ADC_VOL								
Defau	ılt	0	0	0	0	0	0	0	0	
Bits	Name				Doc	cription				
DILS	Name				Des	cription				
7:0	ADC_	ADC volum	ne. ADC digital v	volume. Sets the	ADC signal volun	ne. Step size: 1	.0 dB			
	VOL		1-0000 1100 +		000 (Default) 0 dB			01 1111–1000 00	00 Mute	
		0000 101	1 +11 dB …	1111 1	111–1.0 dB	1010 0000-	-96.0 dB			



7.11.4 ADC Wind-Noise Filter and HPF

Address 0x1D04

R/	W 7		6	5	4	3	2	1	0			
				ADC_WNF_CF		ADC_WNF_EN	EN ADC_HPF_CF ADC_HPF_EN					
Defa	ult 0		1	1	1	0	0	0	1			
Bits	Name		Description									
7	_	Reserv	•									
6:4	ADC_	ADC w	ind-noise filter s	elect. Sets the cor	mer frequency for	or the wind-noise f	ilter. See <mark>Sectio</mark>	n 4.1.2 for detail	S.			
	WNF_CF	000-	111 (Default =	111). See Table 3	-11.							
3	ADC_	Enable	ble ADC wind-noise filter. See Section 4.1.2 for details.									
	WNF_EN		0 (Default) Wind-noise filter disabled and bypassed. 1 Enabled									
2:1	ADC_ HPF_CF	Increas 00 (E	sing the HPF cor Default) 3.88x10 ⁻	ner frequency pas ⁻⁵ x Fs _{INT} (1.86 Hz	st the default set z at Fs _{INT} = 48 k	cy (–3 dB point) foi ting can introduce Hz) 10 4.9x10∹ 11 9.7x10∹	up to ~0.3 dB o ³ xFs _{INT} (235 Hz	of gain error in th at Fs _{INT} = 48 kH	e passband. Iz)			
0	ADC_ HPF_EN	See Se of the A 0 Dis	ection 4.1 for deta ADC digital outp	ails. ĂDC_HPF_E	N must remain a	he HS ADC. Char sserted for proper s.						

7.12 DAC Control Registers

7.12.1 DAC Control 1

Address 0x1F01

R/	W 7	6	5	4	3	2	1	0				
								DACA_INV				
Defa	ult 0	0	0	0	0	0	0	0				
Bits	Name		Description									
7:2	_	Reserved										
1:0	DACx_INV	INV DACx invert signal polarity. Configures the polarity of the DAC channel x signal. See Section 4.4 for details.										
		0 (Default) Not invert 1 Inverted	ed									

7.12.2 DAC Control 2

Address 0x1F06

R/	/W 7	6	5	4	3	2	1	0			
		HPOUT_PL	ILLDOWN		HPOUT_LOAD	HPOUT_CLAMP	DAC_HPF_EN	_			
Defa	ult 0	0	0	0	0	0	1	0			
Bits	Name				Description						
7:4	HPOUT_ PULLDOWN	DWN e.g., if HPOUT_PULLDOWN = 1011, a nominal 6-kΩ pull-down resistance results even if 9.6-kΩ r selected.									
		0000 (Default) 0.9 k 0001–0111 0.9 kΩ	1100 0.9 kΩ 1101–1111 Re	served							
			P output load. Sets HP amplifier capacitive load capability. Table 3-13 gives output specifications. See Section 4.4 for								
3	HPOUT_ LOAD	details. 0 (Default) 1 nF Mod 1 10 nF Mode	de		,	0 1 1					
3	_	details. 0 (Default) 1 nF Mod 1 10 nF Mode	de ust be powered jures an overrid ground when c when the chanr	down before reco e of the HPOUT hannels are pow	onfiguring this bit clamp to ground rered down.	t and repowered a when the channe	afterwards. See S els are powered d	Section 4.4.4.			
	LOAD	details. 0 (Default) 1 nF Mode 1 10 nF Mode Note: The HP path m HPOUT clamp. Config 0 (Default) Clamp to 1 Clamp is disabled	de ust be powered ground when c when the chann ng. nable. Configure 4.4 for details. st be cleared or	down before reco e of the HPOUT hannels are pow hels are powered es the internal Hf	onfiguring this bit clamp to ground rered down. I down. The pulld PF before DAC. (ses.	t and repowered a when the channe lown to GNDA de Changes to this b	afterwards. See S els are powered d epends on the HP	Section 4.4.4. own. OUT_			



Address 0x2001

Address 0x2101

7.13 HP Control Register

7.13.1 HP Control

1.15												
R/	W 7	6	5	4	3	2	1	0				
		-	_		ANA_MUTE_B	ANA_MUTE_A	FULL_SCALE_VOL	—				
Defa	ult 0	0	0	0	1	1	0	1				
Bits	Name		Description									
7:4	_	Reserved										
3	ANA_MUTE_	Analog mute Chan	nel B. See <mark>Sectio</mark>	on 4.4 for details								
	В	0 Unmuted	4									

	_	1 (Default) Muted
2	ANA_MUTE_	Analog mute Channel A. See Section 4.4 for details.
	A	0 Unmuted 1 (Default) Muted
1	FULL_ SCALE_VOL	 Full-scale volume. Determines the maximum volume for the headphone output. See Section 4.4 for details. 0 (Default) 0 dB 1 –6 dB. This setting is recommended if the load is approximately 15 Ω.
0	_	Reserved


7.14 Class H Register

7.14.1 Class H Control

R/V	V 7		6 5	4	3	2	1	0
			—				ADPTPWR	
Defau	lt 0		0 0	0	0	1	1	1
Bits	Name							
7:3	_	Reserved						

2:0	ADPTPWR	Adaptive power adjustment. Configures how pow	er to HP output amplifiers adapts to the output signal level. Section 4.4
		gives detailed descriptions of supported settings.	
		000 Reserved	100 Fixed, Mode 3 —VCP/3 Mode (±VCP/3)
		001 Fixed, Mode 0—VP_CP Mode (±2.5V)	101–110 Reserved
		010 Fixed, Mode 1—VCP Mode (±VCP)	111 (Default) Adapt to signal. The output signal dynamically determines
		011 Fixed, Mode 2 —VCP/2 Mode (±VCP/2)	the voltage level.

7.15 Mixer





7.15.2 Mixer ADC Input Volume

		•											
R/	W	7 6	5	4	3	2	1	0					
		—			MIXER_A	ADC_VOL							
Defa	ult	0 0	1	1	1	1	1	1					
	•												
Bits	Name		Description										
7:6	_	Reserved	eserved										
5:0	MIXER_	Mixer input attenuation.					its. See Section 4	4.2 for details.					
	ADC_	Each mixer input can be	ach mixer input can be muted or attenuated from –62 to 0 dB in 1-dB steps										
	VOL	00 0000 0 dB 11 1110 –62.0 dB											
		00 0001 –1.0 dB …	00 0001 –1.0 dB 11 1111 (Default) Mute. If the SRC is enabled, the ASP outputs nonzero data until ASP_DAO_PDN										
			is either toggled or set.										

7.15.3 Mixer Channel B Input Volume

Address 0x2303

R/	W	7 6	5	4	3	2	1	0				
		—			MIXER_0	CHB_VOL						
Defau	ult	0 0	1	1	1	1	1	1				
Bits	Name		Description									
7:6	—	Reserved	Reserved									
5:0	MIXER_	Input attenuation. Sets th				digital inputs. Se	e Section 4.2 for	details. Each				
	CHB_	input can be muted or att	enuated from –6	2 to 0 dB in 1-dB	steps.							
	VOL	00 0000 0 dB	00 0000 0 dB 11 1110 –62.0 dB									
		00 0001 –1.0 dB 11 1111 (Default) Mute. If the SRC is enabled, the ASP outputs nonzero data until ASP_DAO_PDN is either toggled or set.										

7.16 Equalizer

7.16.1 Equalizer Filter Coefficient Input 0–3

Address 0x2401-0x2404

R/W	7	6	5	4	3	2	1	0	
0x2401	EQ_COEF_IN[7:0]								
0x2402	EQ_COEF_IN[15:8]								
0x2403	EQ_COEF_IN[23:16]								
0x2404	EQ_COEF_IN[31:24]								
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
31:0		EQ coefficient input. Data to be written to the equalizer filter coefficient pointed to by the coefficient address pointer. See Section 4.3 for programming examples.
	IN	 Notes: With SoundWire, indirect-access procedures must be used for read/write of equalizer coefficients. EQ_COEF_IN[31:24] always returns zeros when read. Filters are read by using EQ_COEF_OUT (see p. 159) and written by using EQ_COEF_IN. However, they must be accessed only as part of a full-filter access procedure; otherwise, the three-band filter may be corrupted and audio artifacts may occur. Read/write access to EQ_COEF_IN[31:24] while the equalizer block is powered down may cause an APB timeout.

7.16.2 Equalizer Filter Coefficient Read/Write

R/W	7	6	5	4	3	2	1	0	
			_	_			EQ_WRITE	EQ_READ	1
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:2	—	Reserved
1	EQ_WRITE	EQ write. Enable write of the coefficients via EQ_COEF_IN. See Section 4.3 for programming examples. 0 (Default) Writes disabled. 1 Writes enabled.
0	EQ_READ	EQ read. Enable read of the coefficients via EQ_COEF_OUT. See Section 4.3 for programming examples. 0 (Default) Reads disabled. 1 Reads enabled.

Address 0x2406



7.16.3 Equalizer Filter Coefficient Output 0–3

Address 0x2407-0x240A

R/O	-	,	6	5	4	3	2	1	0	
-		EQ_COEF_OUT[7:0]								
	EQ_COEF_OUT[15:8]									
	EQ_COEF_OUT[23:16]									
	EQ_COEF_OUT[31:24]									
Default	C)	0	0	0	0	0	0	0	

Bits	Name	Description
31:0	COEF_	EQ coefficient out. Coefficient read data from the equalizer. Data read from the equalizer filter coefficient pointed to by the coefficient address pointer. See Section 4.3 for programming examples.
	OUT	Filters are read by using EQ_COEF_OUT and written by using EQ_COEF_IN (see p. 158). However, they must be accessed only as part of a full-filter access procedure; otherwise, the three-band filter may be corrupted and audio artifacts may occur.
		Notes:
		 With SoundWire, indirect procedures must be used for read/write of equalizer coefficients.
		 Read/write access to EQ_COEF_OUT[7:0] while the equalizer block is powered down may cause an APB timeout.
		 When reading this register via the I²C bus, EQ_PDN must be cleared and EQ_READ must be set. Otherwise, reading from this register may cause the SCL to be held low, hanging the I²C bus. See the notes after Ex. 4-1 in Section 4.3.

7.16.4 Equalizer Initialization Status

7.16.4	Equalize	Equalizer Initialization Status										
R/O	7	6	5	4	3	2	1	0				
				—				EQ_INIT_DONE				
Default	0	0	0	0	0	0	0	0				

Bits	Name	Description
7:1	_	Reserved
0	EQ_ INIT_ DONE	Equalizer coefficient initialization done. Indicates whether initialization is complete. Section 4.3 gives programming examples. 0 (Default) Initialization is not complete. 1 Initialization complete. Coefficients may be written to the equalizer.

7.16.5 Equalizer Start Filter Control

D:4e	Nama				Decerintien			
Default	0	0	0	0	0	0	0	0
								EQ_START_FILTER
R/W	7	6	5	4	3	2	1	0

Bits	Name	Description
7:1	_	Reserved
0		Equalizer start filter. Signals whether read/write of the coefficients has completed and the equalizer can start operation. See Section 4.3 for programming examples.
		0 (Default) Coefficients are being read/written. 1 The equalizer can start filtering based on current coefficients.

7.16.6 Equalizer Input Mute Control

Address	0x240E

Address 0x240C

R/W	7	6	5	4	3	2	1	0
								EQ_MUTE
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1		Reserved
0	EQ_MUTE	Equalizer input mute. Sets the equalizer input to digital zeros with no soft ramp. See Section 4.3 for programming examples.
		0 (Default) Not muted 1 Muted



Address 0x2501

Address 0x2502

Address 0x2503

7.17 AudioPort Interface Registers

7.17.1 Serial Port Receive Channel Select

R/	W 7	6	5	4	3	2	1	0
		—			SP_RX	CHB_SEL	SP_RX_	_CHA_SEL
Defau	ult 0	0	0	0	0	1	0	0
Bits	Name				Description			
7:4	_	Reserved						
3:2	SP RX	SP RX Channel B select	for DAI0. Select	s right input c	hannel. Valid only	if the SWIRE SEL p	oin is deassert	ed.See Section 5
	CHE SEL	for programming example	es.	•	-			
	-	00 Channel 0	01 (Default)	Channel 1	10 Channel 2	11 Channe	3	
1:0	SP_RX_ CHA_SEL	SP RX Channel A select 00 (Default) Channel 0		0 1	channel. Valid onl 10 Channel 2	y if the SWIRE_SEL 11 Channe		erted.

7.17.2 Serial Port Receive Isochronous Control

R/W	7	6	5	4	3	2	1	0
	_	SP_RX_RSYNC		SP_RX_NSB_POS	6	SP_RX_NFS_NSBB	SP_RX_IS	SOC_MODE
Default	0	0	0	0	0	1	0	0

Bits	Name	Description						
7	_	Reserved						
6	RSYNC 0 (Default) Normal state 1 Recenter the FIFO. No read and writes when asserted							
5:3	SP_RX_ NSB_ POS	 Serial-port receive null-sample bit position. Selects the position of the null byte in the resultant 16-, 24-, or 32-bit sample. For all samples, if SP_RX_ISOC_MODE ≠ 00, SP_RX_NFS_NSBB = 0, the following applies: For a 16-bit sample (8-bit audio + null byte), [23:16] is the null byte. For a 24-bit sample (16-bit audio + null byte), [15:8] is the null byte. For a 32-bit sample (24-bit audio + null byte), [7:0] is the null byte. Note: NSB Mode does not support 32-bit audio samples. The ASP_RXn_CHn_RES fields in Section 7.22 set the output resolution of the ASP receive channel samples. Clearing SP_RX_NSB_POS indicates that Bit 0 must be zero for the sample to be classified as a null. 000 (Default) 0 111 7 						
2	SP_RX_ NFS_ NSBB	Serial-port receive NSB/NFS Mode select. 0 NSB Mode valid only if SP_RX_ISOC_MODE ≠ 00. 1 (Default) NFS Mode						
1:0	SP_RX_ ISOC_ MODE	Serial port receive isochronous mode. Selecting an isochronous mode allows for null removal. The ASP Rx rate bits (SP_RX_FS, see p. 160) are used only to help the device determine when to insert nulls. 00 (Default) Native mode 10 96k isochronous stream 01 48k isochronous stream 11 192k isochronous stream						

7.17.3 Serial Port Receive Sample Rate

R/	W	7 6	5	4	3	2	1	0
		_				SP_RX_FS		
Defa	ult	1 0	0	0	1	1	0	0
Bits	Name			Descr	iption			
7:5		Reserved						
4:0	RX_	SP receive sample rat configuring for a isoch isochronous rate of 48 0 0000 Reserved 0 0001 8.00 kHz 0 0010 11.025 kHz 0 0011 11.0295 kHz	ronous rate of 96 or 19 kHz would be scaled 0 0100 12.000 kHz 0 0101 16.000 kHz 0 0110 22.050 kHz	2 kHz with respect to a 48-kHz setting 0 1000 24.000 k 0 1001 32.000 k 0 1010 44.100 k	to the 48-kHz in isochronou Hz 0 1100 Hz 0 1101 Hz 0 1110	z isochronous rate	, e.g., 24-kHz se Hz 1 0000 17 1 0001 17 1 0010 19	



7.17.4 S/PDIF Channel Select

Address 0x2504

R/	W 7	6	5	4	3	2	1	0		
	– SPDIF_CHB_SEL SPDIF_CHA_S									
Defa	ult 0	0	0	0	1	1	1	0		
Dita	Nama									
Bits	Name			U	escription					
7:4	—	Reserved								
3:2	SPDIF	S/PDIF Channel B sele	ect for DAI0. Sele	cts right input cha	annel. Valid only	if the SWIRE SE	L pin is deasser	ted. See		
	CHB_SEL	Section 4.10.1 for prog	ramming details.		-	_	-			
	_	00 Channel 0 01 C	Channel 1 10 C	hannel 2	11 (Default)	Channel 3				
1:0	SPDIF_	S/PDIF Channel A sele	ect for DAI0. Sele	cts left input char	nel. Valid only if	the SWIRE_SEL	. pin is deasserte	ed.		
	CHA_SEL	00 Channel 0 01 C	Channel 1 10 (E	Default) Channel 2	2 11 Channel 3	3				
		•								

7.17.5 Serial Port Transmit Isochronous Control

Address 0x2505

1.11	.5 56			1300111011					
R	/W	7	6	5	4	3	2	1	0
		_	SP_TX_RSYNC		SP_TX_NSB_POS	3	SP_TX_NFS_NSBB	SP_TX_IS	OC_MODE
Defa	ult	0	0	0	0	0	1	0	0
Bits	Name				De	scription			
7		Reserve	d						
6	SP_TX_		sync. Used to force	e the DAO FIF	O into resync state	e, in which rea	ds and writes are gated	off.	
	RSYNC	0 1 1011	nal state (default) ync state						
5:3	SP_TX_	Serial-po	ort transmit-null-sa	mple bit positi	on. Selects the pos	sition of the nu	Ill byte in the resultant 16	6-, 24-, or 32-	bit sample.
	NSB_	For all s	amples, if SP_TX_	ISOC_MODE	≠ 00, SP_TX_NFS	S_NSBB = 0, t	he following applies:		
	POS	• For a	16-bit sample (8-b	oit audio + null	byte), [23:16] is th	e null byte.			
		• For a	24-bit sample (16	-bit audio + nu	ll byte), [15:8] is th	e null byte.			
		 For a 	32-bit sample (24	-bit audio + nu	ll byte), [7:0] is the	null byte.			
			SB Mode does not						
					•		of the ASP transmit chan		
				S indicates the	at Bit 0 must be ze	ro for the sam	ple to be classified as a	null.	
			0efault) 0 111 7						
2	SP_TX_		de select.						
	NFS_ NSBB		Mode valid only if ault) NFS Mode	SP_TX_ISOC	C_MODE ≠00				
1:0	SP TX	Serial po	ort transmit isochro	nous mode. S	elects the mode ar	nd rate of the is	sochronous stream. Sele	cting an isoc	hronous mode

ISOC Allows for null insertion. The ASP Tx rate bits (SP_TX_FS, see p. 161) are used only to help determine when to insert nulls. MODE 00 (Default) Native mode (no null insertion) 10 96k isochronous stream 01 48k isochronous stream 11 192k isochronous stream

7.17.6 Serial Port Transmit Sample Rate

Address 0x2506

.0 30		sinit Sample Ke	ale				
w	7 6	5	4	3	2	1	0
	—				SP_TX_FS		
ult	1 1	0	0	1	1	0	0
Name			Desc	ription			
—	Reserved						
SP_TX_ FS	configuring for a isocl	hronous rate of 96 or isochronous rate of 48 0 0100 12.000 kH	192 kHz with respe 3 kHz would be sca z 0 1000 24.000	ct to the 48-k led to a 48-kl kHz 0 110	Hz isochronous rate. Hz setting in isochrono 0 (Default) 48.000 kHz 1 88.200 kHz	us rate of 96 k	kHz. 5.400 kHz 5.472 kHz
	W Jilt Name 	Name Reserved Organization SP_TX_SP_TX_SP_TX_COnfiguring for a isocial configuring for a isocial configuring for a social con	7 6 5 Jult 1 1 0 Name	7 6 5 4 Jult 1 1 0 0 Name Desc — Reserved SP_TX_ FS SP transmit sample rate. Configures the sample rate of the SRM configuring for a isochronous rate of 96 or 192 kHz with respect Ex: 24-kHz setting in isochronous rate of 48 kHz would be sca 0 0000 Reserved 0 0100 12.000 kHz 0 1000 24.000	W 7 6 5 4 3 JII -	W 7 6 5 4 3 2 JII — SP_TX_FS	W 7 6 5 4 3 2 1



7.17.7 S/PDIF/SoundWire Control 1

Address 0x2507


Address 0x2601

Address 0x2609

R/	W 7	7 6	5	4	3	2	1	0
		—	SPDIF_	RES	SW_RES_INPUT		SW_RES_OUTPUT	
Defa	ult 0	0 0	1	1	1	1	1	1
Bits	Name	e		[Description			
7:6	—	Reserved	Reserved					
5:4	SPDIF_RES	RES S/PDIF channel res 00 20 bits	olution. See <mark>Sectio</mark> 01 16 bits		gramming det 4 bits	ails. 11 (Default) 3	2 bits	
3:2	3:2 SW_RES_ ADC channel resolution when using SoundWire. INPUT 00 8 bits 01 16 bits 10 24 bi				4 bits	11 (Default) 3	2 bits	
1:0	1:0 SW_RES_ DAC channel res OUTPUT 00 20 bits		tion when using S 01 16 bits		4 bits	11 (Default) 3	2 bits	

7.18 SRC Registers

7.18.1 SRC Input Sample Rate



1.	.5		i vesei veu								
4			SRC input sample rate. Must equal Fs _{INT} if SRC_BYPASS_DAC = 1.								
		SDIN_ FS	0 0000 (Default) Don't know 0 0001 8.00 kHz 0 0010 11.025 kHz 0 0011 11.0295 kHz	0 0100 12.000 kHz 0 0101 16.000 kHz 0 0110 22.050 kHz 0 0111 22.059 kHz	0 1001 32.000 kHz	0 1100 48.000 kHz 0 1101 88.200 kHz 0 1110 88.236 kHz 0 1111 96.000 kHz	1 0000 176.400 kHz 1 0001 176.472 kHz 1 0010 192.000 kHz 1 0011–1 1111 Reserved				

7.18.2 SRC Output Sample Rate

				1				i i
R/W	7	6	5	4	3	2	1	0
		—				SRC_SDOUT_FS		
Default	0	1	0	0	0	0	0	0
Bits Nan	ne			De	escription			

DILS	Name			Description		
7:5	_	Reserved				
4:0		SRC audio output sample rate.				
	SDOUT_ FS	0 0000 (Default) Don't know 0 0001 8.00 kHz	0 0100 12.000 kHz 0 0101 16.000 kHz		0 1100 48.000 kHz 0 1101 88.200 kHz	1 0000 176.400 kHz 1 0001 176.472 kHz
		0 0010 11.025 kHz 0 0011 11.0295 kHz	0 0110 22.050 kHz 0 0111 22.059 kHz	0 1010 44.100 kHz	0 1110 88.236 kHz 0 1111 96.000 kHz	1 0010 192.000 kHz 1 0011–1 1111 Reserved
		0 0011 11.0200 KHZ	0 0 1 1 1 22.000 KHZ	5 1011 11 .110 km2	5 TTTT 55.000 KHZ	

7.19 DMA Registers

7.19	0.1 Soft	t Reset Reboot	:				Ado	dress 0x2701		
R/	W 7	6	5	4	3	2	1	0		
			-	_			SFT_RST_REBOOT	_		
Defa	ult 0	0	0	1	1	1	0	0		
Bits	Name		Description							
7:2	_	Reserved								
1	SFT_RST_ REBOOT	Software reset reboo 0 (Default) Not initi 1 Forces an interna This must be don	ated al configuration r	eboot to occur a e reset has occ	after a SoundWi urred. See Table	ire reset. Rein e 4-29.	itializes internal settings of	the device.		
0		Reserved	ed and a second s							



7.20).1 S/F	DIF Control 1						Address 0x2801			
R/	W 7	6	5	4	3	2	1	0			
			_			SPDIF_TX_RAW	SPDIF_TX_KAE	SPDIF_TX_PDN			
Defa	ult C) 0	0	0	0	0	0	1			
Bits	Name			C	Description						
7:3		Reserved									
2	SPDIF_ TX_RAW	S/PDIF transmit raw bit's information (see				a from the DAI port to	o the S/PDIF or	utput. The control			
		RX1 Channels 1 and 0 (Default) S/PDIF	lote: The DAI input channels must be set to 32-bit width (ASP_RX0_CH1_RES, see p. 167, where RX0 Channels 1–4 and X1 Channels 1 and 2 are configured) along with SPDIF_RES (see p. 162). 0 (Default) S/PDIF outputs up to 24 bits of data along with the control information from the S/PDIF Control 2 register. 1 S/PDIF outputs 32-bit raw (software-formatted) data.								
1	SPDIF_	S/PDIF keep alive.	ransmit state depe	nds on the SPDIF	TX_DIGEN a	and SPDIF_TX_PD	V settings. See	Table 4-20.			
	TX_KAE	Note: The value of t	his field has no fund	ction on the CS42	2L42.						
0	SPDIF_	S/PDIF TX power-do	own.								
	TX_PDN		epends on the SPD down the S/PDIF			_PDN settings. See	Table 4-20.				
7.20	7.20.2 S/PDIF Control 2 Address 0x2802										
R/	W 7	6	5	4	3	2	1	0			
	SPDIF_	TX_L SPDIF_TX_PRO	SPDIF_TX_AUDIO	B SPDIF_TX_CP	SPDIF_TX_PF	RE SPDIF_TX_VCFO	SPDIF_TX_V	SPDIF_TX_DIGEN			
Defa	ult 0	0	0	0	0	0	0	0			

Defau	fault 0 0 0 0 0 0 0 0 0												
Bits	Name		Description										
7	SPDIF_	S/PDIF transmit gener	ation-level bit. Indic	ates the genera	tion of audio mat	erial.							
	TX_L		Default) This data stream is a copy. A data stream cannot be copied from this copied stream. he digital audio stream comes from the original and not from a copy.										
6	SPDIF_	S/PDIF transmit signa	l format select. See	IEC60958-3 Dig	gital Audio Interfa	ce—Consumer for	r details.						
	TX_ PRO	0 (Default) Consume 1 Professional audio	Default) Consumer format. Affects operation of SPDIF_TX_CP (Bit 4). rofessional audio										
5	_	S/PDIF transmit audio	/nonaudio. Indicates	whether data is	s audio data.								
	TX_ AUDIOB	0 (Default) PCM form 1 Non-PCM format	nat										
4		S/PDIF transmit copy	permit. Applicable o	nly if SPDIF_TX	C_PRO = 0 (Bit 6,	Consumer Mode)	1						
	TX_CP	0 (Default) Copy inh 1 Copy permitted	ibited										
3	_	S/PDIF transmit filter	preemphasis.										
	TX_PRE	0 (Default) No preer 1 Filter preemphasis											
2	SPDIF_ TX_ VCFG	VCFG (validity configu transmitted. When ass S⁄PDIF subframe. The signal and is logic "1"	erted, this bit forces validity bit (V, bit 28	the deassertion) is Logic 0 if th	n of the S/PDIF v e audio sample v	alidity flag (V), whi vord is suitable for	ich is bit 28 tra conversion to	ansmitted in each an analog audio					



Bits	Name	1		Description					
DILS				Description					
1	SPDIF_	Validity. Affe	ects the v	validity flag (V) bit 28, transmitted in each subframe in conjunction with the SPDIF_TX_VCFG setting.					
	TX_V	0 (default)	enables	s the S/PDIF transmitter to maintain connection during error or mute conditions.					
	_			subframe is always set to indicate invalid data					
		SPDIF_	SPDIF_	Description					
		TX_VCFG	TX_V						
		0	0	(Default) For each S/PDIF subframe (left and right), the validity flag reflects whether an internal codec					
				error occurred (i.e., whether the S/PDIF interface received and transmitted a valid sample).					
			If a valid sample (left or right) is received and successfully transmitted, the V bit is cleared for that						
			subframe. Otherwise, the V bit for that subframe must be transmitted as 1.						
		For each S/PDIF subframe (left and right), the V bit reflects whether an internal codec transmission							
		1	0	error occurred (i.e., an internal codec error should set the V bit).					
				 If a valid sample (left or right) is received and successfully transmitted, the V bit is cleared for that subframe. 					
				• If the S/PDIF transmitter is not receiving a sample, the S/PDIF transmitter must set the V bit and pad					
				each S/PDIF audio sample word in question with zeros for the corresponding subframe.					
		0	1	Each S/PDIF subframe (left and right) is sent with the V bit set. This tags all S/PDIF subframes as					
				invalid.					
		1	1	Reserved					
		· ·							
0	SPDIF_	S/PDIF trans	smit ena	ble. Determines whether data can be driven onto the S/PDIF output.					
	тх –			annot be driven onto the S/PDIF output. See Table 4-20.					
	DIGEN	1 Data car	n be driv	ren onto the S/PDIF output. See Table 4-20.					
		, Data da	anv						

7.20.3 S/PDIF Control 3

Address 0x2803

Address 0x2804

Address 0x2901

R/	W 7	6	5	4	3	2	1	0			
	—			SPDIF_TX_CC							
Defa	ult 0	0	0	0	0	0	0	0			
Dite	Na sa s	1	Description								
Bits	Name				Description						
ВІІ З 7	Name —	Reserved			Description						

7.20.4 S/PDIF Control 4

R/W	7	6	5	4	3	2	1	0	
						SPDIF_TX_STAT			
Default	0	1	0	0	0	0	1	0	

Bits	Name		Description						
7:3	—	Reserved							
2:0	SPDIF_TX_	S/PDIF transmit state.	PDIF transmit state. Configures the supported S/PDIF rate. See Section 4.10.1 for details.						
	STAT	000 32 kHz	010 (Default) 48 kHz	100 96 kHz	110 192 kHz				
		001 44.1 kHz	011 88.2 kHz	101 176.4 kHz	111 Reserved				

7.21 Serial Port Register Transmit Registers

7.21.1 ASP Transmit Size and Enable

R/V	V	7	6	5	4	3	2	1	0
				_	-			ASP_TX_2FS	ASP_TX_EN
Defau	lt	0	0	0	0	0	0	0	0
	Bits Name Description								
7.2		Peserved							

7:2	_	Reserved
1		ASP channel data requests per frame. Used to configure the TX into Fs or 2Fs Mode.
	TX_ 2FS	0 (Default) Fs Mode 1 2Fs Mode (doubles the incoming LRCK rate)
0	ASP_ TX_ EN	ASP TDM TX channel output enable. Configures the electrical state of the channel output phase determined by ASP_TX_CHx_RES. 0 (Default) Not enabled (Hi-Z) 1 Enabled (driven)



7.21.2 ASP Transmit Channel Enable

Address 0x2902

				•							
R/	W	7 6	5	4	3	2	1	0			
			-	_			ASP_TX_CH2_EN	ASP_TX_CH1_EN			
Defa	ult	0 0	0	0	0	0	0	0			
Bits	Name				Description						
7:2		Reserved	leserved								
1 ASP_ TX_ CH2_EN ASP Transmit Channel 2 enable. Although two output channels exist, data from Channel 1 is replicated onto Ch TX_ CH2_EN is set. As a result, Channel 2 can be used only if Channel 1 is used. This is targeted for 50/50 u used in any transmit situation with the stipulation that bit resolution must be the same for Channels 1 and 0 (<i>x</i> RES = ASP_TX_CH1_RES), along with matching MSB/LSB bit starts (ASP_TX_CH2_BIT_ST_MSB = ASP_ ST_MSB and ASP_TX_CH2_BIT_ST_LSB = ASP_TX_CH1_BIT_ST_LSB). However, the active phase for e must be different if using 50/50 Mode (ASP_TX_CH2_AP ≠ ASP_TX_CH1_AP). See Section 4.9 for details. 0 (Default) Disabled 1 Enabled							i0 use, but can be 0 (ASP_TX_CH2_ iP_TX_CH1_BIT_ or each channel				
0	ASP_ TX_ CH1_EN	ASP transmit Channel 0 (Default) Disabled 1 Enabled	1 enable. See S	ection 4.9 for c	letails.						

7.21.3 ASP Transmit Channel Phase and Resolution

Address 0x2903

Address 0x2904

Address 0x2905

R/W	7	6	5	4	3	2	1	0
	ASP_TX_CH1_AP	ASP_TX_CH2_AP	-	_	ASP_TX_	CH2_RES	ASP_TX_	CH1_RES
Default	0	0	0	0	1	1	1	1

Bits	Name	Description							
7	ASP_TX_CHx_AP	ASP transmit active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_TX_2FS = 0).							
6		0 (Default) Low. In 50/50 Mode, channel data is valid if LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is valid when LRCK/FSYNC is high.							
5:4	—	Reserved							
	2 ASP_TX_CH2_RES ASP TX channel x bit width. Sets the output resolution of the ASP TX channel x samples. 0 ASP_TX_CH1_RES 00 8 bits per sample (valid only for isochronous NFS and native mode) 10 24 bits per sample								
1.0	0 ASP_TX_CH1_RES 00 8 bits per sample (valid only for isochronous NFS and native mode) 10 24 bits per sample 11 16 bits per sample 11 (Default) 32 bits per sample								

7.21.4 ASP Transmit Channel 1 Bit Start MSB

R/W	7	6	5	4	3	2	1	0
				—				ASP_TX_CH1_BIT_ST_MSB
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	—	Reserved
0	ASP_TX_BIT_	ASP transmit bit Channel 1 start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge +
	CH1_ST_MSB	phase lag).

7.21.5 ASP Transmit Channel 1 Bit Start LSB

R/	W 7	6	5	4	3	2	1	0			
	ASP_TX_CH1_BIT_ST_LSB										
Defa	ult 0	0	0	0	0	0	0	0			
Bits	Name		Description								
		ASP transmit Char B phase lag).	SP transmit Channel 1 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK edge + hase lag).								



Address 0x2906

Address 0x290A

Address 0x290B

7.21.6 ASP Transmit Hi-Z and Delay Configuration

			-	•				
R/	W 7	6	5	4	3	2	1	0
		—	ASP_TX_	DRV_Z	ASP_TX_F	HZ_DLY	-	-
Defa	ult 0	0	0	0	0	0	0	0
Bits	Name				Description			
7:6	_	Reserved						
5:4	ASP_TX_ DRV_Z	ASP transmit drive 00 (Default) Hi-Z			d bits. 10 Low		11 High	
3:2	ASP_TX_HIZ_ DLY	ASP transmit drive 00 (Default) 0 ns			delay to release of 10 ~16 ns		Z from sample ed 11 Reserved	lge.
1:0	_	Reserved						

7.21.7 ASP Transmit Channel 2 Bit Start MSB

Bits	Name				Descri	otion		
Default	0	0	0	0	0	0	0	0
								ASP_TX_CH2_BIT_ST_MSB
R/W	7	6	5	4	3	2	1	0

 7:1
 —
 Reserved

 0
 ASP_TX_BIT_
 ASP transmit Channel 2 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge + CH2_ST_MSB phase lag).

7.21.8 ASP Transmit Channel 2 Bit Start LSB

R/	′W 7	1	0						
ASP_TX_CH2_BIT_ST_LSB									
Defa	Default 0 0 0 0 0 0 0 0								
Bits	Bits Name Description								
	ASP_TX_BIT_ ASP transmit Channel 2 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK edge + CH2_ST_LSB phase lag).								

7.22 Serial Port Receive Registers

7.22.1 ASP Receive Enable

Address 0x2A01

R/\	V	7	6	5	4	3	2	1	0		
	CH2_EN CH1_EN CH4_EN				ASP_RX0_ CH3_EN	ASP_RX0_ CH2_EN	ASP_RX0_ CH1_EN	ASP_RX1_2FS	ASP_RX0_2FS		
Defau						0	0	0	0		
Bits	Name	Description									
7:6 5:2	ASP_ RX1_ CH[2:1]_ EN ASP_	ASP_R> Note: Er 0 (De 1 The ASP rec	Preceive DAI1 enable. Determines whether the channel buffer receives data. ASP_RX1_CH1_EN = Channel 1 and P_RX1_CH2_EN = Channel 2 e: Enabling is needed only when using S/PDIF in 2Fs Mode and playback in Fs Mode. (Default) The corresponding channel buffer is disabled. The corresponding channel buffer receives data.								
	RX0_ CH[4:1]_ EN	ASP_RX 0 (De 1 The	SP_RX0_CH1_EN = Channel 1 ASP_RX0_CH3_EN = Channel 3 SP_RX0_CH2_EN = Channel 2 ASP_RX0_CH4_EN = Channel 4 0 (Default) The corresponding channel buffer does not get populated. 1 The corresponding channel buffer is populated								
1	ASP_ RX1_ 2FS	0 (Def	SP receive DAI1 double-rate mode. 0 (Default) Standard sample rate, Fs (not doubled) 1 Sample rate is doubled, 2 Fs								
0	ASP_ RX0_ 2FS	0 (Def	eive DAI0 double ault) Standard sa pple rate is double	ample rate, Fs (n	ot doubled)						



7.22.2 ASP Receive DAI0 Channel 1 Phase and Resolution Address 0x2A02 R/W 5 3 2 7 6 1 0 ASP RX0 CH1 AP ASP RX0 CH1 RES Default 0 0 0 0 0 1 1 Bits Name Description 7 Reserved 6 ASP RX0 ASP receive DAI0 active phase. Valid only in 50/50 Mode (ASP 5050 = 1 and ASP RXx 2FS = 0). CH1 AP 0 (Default) Low. In 50/50 Mode, channel data is valid if LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is valid when LRCK/FSYNC is high. 5:2 Reserved ASP Receive DAI0 channel bit width. Sets output resolution of the ASP receive DAI0 channel x samples. 1:0 ASP RX0 00 8 bits per sample (only for isochronous NFS and native modes) 10 24 bits per sample CH1 RES 11 (Default) 32 bits per sample 01 16 bits per sample 7.22.3 ASP Receive DAI0 Channel 1 Bit Start MSB Address 0x2A03 R/W 6 7 5 4 3 2 0 1 ASP RX0 CH1 BIT ST MSB Default 0 0 n Λ Λ n Λ 0 Bits Name Description 7:1 Reserved ASP RX0 CH1 ASP receive DAI0 Channel 1 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK 0 BIT ST MSB edge + phase lag) Address 0x2A04 7.22.4 ASP Receive DAI0 Channel 1 Bit Start LSB R/W 7 6 5 2 0 ASP RX0 CH1 BIT ST LSB Default 0 0 Λ 0 Λ 0 Λ Ω Description Bits Name 7:0 ASP RX0 CH1 ASP receive DAI0 Channel 1 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK BIT ST LSB edge + phase lag) Address 0x2A05 7.22.5 ASP Receive DAI0 Channel 2 Phase and Resolution R/W 3 7 6 5 4 2 1 0 ASP RX0 CH2 RES ASP RX0 CH2 AP Default 0 0 0 0 0 0 1 1 Bits Name Description 7 Reserved ASP RX0 ASP receive DAI0 active phase. Valid only in 50/50 Mode (ASP 5050 = 1 and ASP RXx 2FS = 0). 6 CH2 AP 0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high. 5:2 Reserved ASP receive DAI0 channel bit width. Sets the output resolution of the ASP receive DAI0 channel x samples. 1:0 ASP RX0 CH2 RES 00 8 bits per sample (valid only for isochronous NFS and native mode) 10 24 bits per sample 01 16 bits per sample 11 (Default) 32 bits per sample 7.22.6 ASP Receive DAI0 Channel 2 Bit Start MSB Address 0x2A06 R/W 7 6 5 4 3 2 0 1 ASP RX0 CH2 BIT ST MSB Default 0 0 0 0 0 0 0 0 Bits Name Description 7:1 Reserved 0 ASP RX0 CH2 ASP receive DAI0 Channel 2 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK BIT ST MSB edge + phase lag).



7.22.7 ASP Receive DAI0 Channel 2 Bit Start LSB

R/	W 7	6	5	4	3	2	1	0			
ASP_RX0_CH2_BIT_ST_LSB											
Defa	vefault 0 0 0 0 0 0 0 0										
Bits	Name		Description								
7:0	ASP_RX0_CH2 BIT_ST_LSB	-	ASP receive DAI0 Channel 2 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK edge + phase lag).								

7.22.8 ASP Receive DAI0 Channel 3 Phase and Resolution

Address 0x2A08

Address 0x2A09

Address 0x2A0A

Address 0x2A0B

Address 0x2A07

R/W	7	6	5	4	3	2	1	0
	_	ASP_RX0_CH3_AP		_	_		ASP_RX0	_CH3_RES
Default	0	0	0	0	0	0	1	1

Bits	Name	Description				
7	_	Reserved				
6		ASP receive DAI0 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RXx_2FS = 0).				
	RX0_ CH3_AP	0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.				
5:2		Reserved				
1:0	ASP_ RX0_ CH3_RES	ASP receive DAI0 channel bit width. Sets the output resolution of the ASP receive DAI0 channel x samples. 00 8 bits per sample (valid only for isochronous NFS and native mode) 01 16 bits per sample 10 24 bits per sample 11 (Default) 32 bits per sample				

7.22.9 ASP Receive DAI0 Channel 3 Bit Start MSB

R/	W 7	6	5	4	3	2	1	0
				—				ASP_RX0_CH3_BIT_ST_MSB
Defa	ult 0	0	0	0	0	0	0	0
Bits	Name				Desc	ription		
7:1	—	Reserved						

7.22.10 ASP Receive DAI0 Channel 3 Bit Start LSB

R/	W 7	6	5	4	3	2	1	0	
				ASP_RX0_CH3	3_BIT_ST_LSB				
Defa	ult 0	0	0	0	0	0	0	0	
Bits	Name				Description				
7:0	ASP_RX0_CH3_ BIT_ST_LSB	_RX0_CH3_ ASP receive DAI0 Channel 3 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK _ST_LSB edge + phase lag)							

7.22.11 ASP Receive DAI0 Channel 4 Phase and Resolution

R/W	7	6	5	4	3	2	1	0
	—	ASP_RX0_CH4_AP		-	_		ASP_RX0	_CH4_RES
Default	0	0	0	0	0	0	1	1

Bits	Name	Description					
7	_	eserved					
6		SP receive DAI0 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RXx_2FS = 0).					
	RX0_ CH4_AP	0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.					
5:2	_	Reserved					
1:0	ASP_ RX0_ CH4_RES	ASP receive DAI0 channel bit width. Sets the output resolution of the ASP receive DAI1 channel x samples. 00 8 bits per sample (valid only for isochronous NFS and native mode) 01 16 bits per sample 10 24 bits per sample 11 (Default) 32 bits per sample					

Address 0x2A0C

Address 0x2A0D

Address 0x2A0E

Address 0x2A0F

Address 0x2A10

7.22.12 ASP Receive DAI0 Channel 4 Bit Start MSB

R/	W 7	6	5	4	3	2	1	0
				—				ASP_RX0_CH4_BIT_ST_MSB
Defa	ult 0	0	0	0	0	0	0	0
Bits	Name				Desc	ription		
7:1	—	Reserved						
0		ASP receive edge + phase		4 bit start MSB	. Configures th	ne MSB location	n of the char	nnel with respect to SOF (LRCK

7.22.13 ASP Receive DAI0 Channel 4 Bit Start LSB

Bits	Name				Description			
Defau	ılt O	0	0	0	0	0	0	0
				ASP_RX0_CH4	LBIT_ST_LSB			
R/\	N 7	6	5	4	3	2	1	0

7:0 ASP_RX0_CH4_ ASP receive DAI0 Channel 4 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK BIT_ST_LSB edge + phase lag)

7.22.14 ASP Receive DAI1 Channel 1 Phase and Resolution

R/W	7	6	5	4	3	2	1	0
	_	ASP_RX1_CH1_AP		_	_			_CH1_RES
Default	0	0	0	0	0	0	1	1

Bits	Name	Description					
7	_	eserved					
6		SP receive DAI1 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RXx_2FS = 0).					
	RX1_ CH1_AP) (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low. I High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.					
5:2	_	Reserved					
1:0	ASP_ RX1_ CH1_RES	ASP receive DAI1 channel bit width. Sets the output resolution of the ASP receive DAI1 channel x samples. 00 8 bits per sample (valid only for isochronous NFS and native mode) 01 16 bits per sample 11 (Default) 32 bits per sample					

7.22.15 ASP Receive DAI1 Channel 1 Bit Start MSB

R/W	7	6	5	4	3	2	1	0
				—				ASP_RX1_CH1_BIT_ST_MSB
Default	0	0	0	0	0	0	0	0
Bits	Name				Desc	ription		

Dita	Name	Description
7:1	—	Reserved
0		ASP receive DAI1 Channel 1 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge + phase lag)

7.22.16 ASP Receive DAI1 Channel 1 Bit Start LSB

R/	W 7	6	5	4	3	2	1	0	
				ASP_RX1_CH1	_BIT_ST_LSB				
Defa	ult 0	0	0	0	0	0	0	0	
Bits	Name		Description						
7:0		ASP receive DAI		start LSB. Configu	ures the LSB loc	ation of the chan	nel with respect	to SOF (LRCK	



Address 0x2A11

Address 0x2A12

Address 0x2A13

7.22.17 ASP Receive DAI1 Channel 2 Phase and Resolution

R/\	V 7		6	5	4	3	2	1	0
	_	-	ASP_RX1_CH2_AP		-	_		ASP_RX1	_CH2_RES
Defau	lt 0		0	0	0	0	0	1	1
Bits	Name				Descri	ption			
7	_	Reserve	d						

6		SP receive DAI1 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RXx_2FS = 0).						
	RX1_ CH2_AP	0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.						
5:2		Reserved						
1:0	ASP_	ASP receive DAI1 channel bit width. Sets the output resolution of the ASP receive DAI1 Channel x samples.						
	RX1_	00 8 bits per sample (valid only for isochronous NFS and native mode) 10 24 bits per sample						
	CH2_RES	01 16 bits per sample 11 (Default) 32 bits per sample						

7.22.18 ASP Receive DAI1 Channel 2 Bit Start MSB

R/	/W 7	6	5	4	3	2	1	0
				—				ASP_RX1_CH2_BIT_ST_MSB
Defa	ult 0	0	0	0	0	0	0	0
Bits	Name				Desc	ription		
	Haino					npuon		
7:1	_	Reserved				, ipuon		

7.22.19 ASP Receive DAI1 Channel 2 Bit Start LSB

R/	0 7	6	5	4	3	2	1	0	
				ASP_RX1_CH2	2_BIT_ST_LSB				
Defau	ult O	0	0	0	0	0	0	0	
Bits	Name		Description						
7:0	ASP_RX1_CH2_ BIT_ST_LSB	ASP receive DA edge + phase la		start LSB. Config	ures the LSB loo	ation of the chan	nel with respect	to SOF (LRCK	

7.23 ID Registers

7.23	3.1 Subre	vision						Address 0x3014
R	/0 7	6	5	4	3	2	1	0
				SUBRE	VISION			
Defa	ult x	х	x	х	х	х	х	x
Bits	Name				Description			
7:0	SUBREVISION	Subrevision. Identi	fies the CS42L42	subrevision. The	Page 0x30 read	l sequence in <mark>Sec</mark>	tion 5.4 must be	followed to read
		this register.						
		0000 0011 Initial	version.					



8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS42L42.

8.1 Power Supply

As with any high-resolution converter, to realize its potential, the CS42L42 requires careful attention to power supply and grounding arrangements. Fig. 2-1 and Fig. 2-2 show the recommended power arrangements, with VA and VCP connected to clean supplies. VL, which powers the digital circuitry, may be run from the system logic supply. Alternatively, VL may be powered from the analog supply via a ferrite bead. In this case, no additional devices should be powered from VL.

8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors should be as close as possible to the CS42L42 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS42L42.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ pin.
- The FILT+ capacitor must be positioned to minimize the electrical path from the pin to GNDA.
- The +VCP_FILT and –VCP_FILT capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

8.3 QFN Thermal Pad


The CS42L42 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with a matching copper pad on the PCB and must be electrically connected to ground. A series of vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal to GNDA.



9 Plots


9.1 Digital Filter Response

9.1.1 Highpass Filter—ADC







9.1.2 Highpass Filter—DAC



9.1.3 ADC, Notch Filter Disabled









Figure 9-7. Stopband—ADC, Notch Disabled







9.1.4 ADC, Notch Filter Enabled




Figure 9-10. Passband—ADC, Notch Enabled




Figure 9-12. Transition Band—ADC, Notch Enabled




Figure 9-11. Stopband—ADC, Notch Enabled




Figure 9-13. Phase Response—ADC, Notch Enabled



9.1.5 DAC to HP, Fs_{int} = 44.118 kHz, MCLK = 136 x LRCK




Figure 9-14. Passband—DAC, Fs_{int} = 44.118 kHz




Figure 9-16. Transition Band—DAC, Fs_{int} = 44.118 kHz




Figure 9-18. Phase Response—DAC, Fs_{int} = 44.118 kHz




Figure 9-15. Stopband—DAC, Fs_{int} = 44.118 kHz




Figure 9-17. Transition Band (Detail)—DAC, Fs_{int} = 44.118 kHz



9.1.6 DAC to HP, Fs_{int} = 48.000 kHz, MCLK = 125 x LRCK




Figure 9-19. Passband—DAC, Fs_{int} = 48.000 kHz




Figure 9-21. Transition Band—DAC, Fs_{int} = 48.000 kHz




Figure 9-23. Phase Response—DAC, Fs_{int} = 48.000 kHz




Figure 9-20. Stopband—DAC, Fs_{int} = 48.000 kHz




Figure 9-22. Transition Band (Detail)—DAC, Fs_{int} = 48.000 kHz



9.1.7 x_SDOUT and x_SDIN ASRC, Fs_{INT} = 48 kHz




Figure 9-24. Passband—ASRC, Notch Disabled




Figure 9-26. Transition Band—ASRC, Notch Disabled




Figure 9-25. Stopband—ASRC, Notch Disabled






Figure 9-27. Phase Response—ASRC, Notch Disabled



9.2 Windnoise Filter Responses









9.3 HSBIAS Current Sense vs. VP Voltage per Trip Setting





Figure 9-32. HS Bias Current Sense vs. VP Voltage for Each Trip Setting (HS BIAS = 2-V Mode)



10 Package Dimensions

10.1 WLCSP Package Dimensions



Notes:

• Dimensioning and tolerances per ASME Y 14.5M–1994.

The Ball A1 position indicator is for illustration purposes only and may not be to scale.
Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder-ball diameter, parallel to primary Datum Z.


Table 10-1. WLCSP Package Dimensions

Dimension		Millimeters	
Dimension	Minimum	Nominal	Maximum
А	0.443	0.474	0.505
A1	0.148	0.174	0.200
A2	0.284	0.300	0.316
М	BSC	2.100	BSC
N	BSC	2.100	BSC
b	0.225	0.250	0.300
С	REF	0.272	REF
d	REF	0.272	REF
е	BSC	0.350	BSC
Х	2.614	2.644	2.674
Y	2.614	2.644	2.674
ccc = 0.015 ddd = 0.015			

Note: Controlling dimension is millimeters.



10.2 QFN Package Dimensions



Dimension	mm				
Dimension	Minimum	Nominal	Maximum		
A	0.70	0.75	0.80		
A1	0.00	0.035	0.05		
A2	—	0.55	—		
A3	0.203 REF				
b	0.15	0.20	0.25		
D	6.00 BSC				
K	4.4	4.5	4.6		
е	0.40 BSC				
E	6.00 BSC				
J	4.4 4.5 4.6		4.6		
L	0.35	0.40	0.45		
aaa	0.10				
bbb	0.10				
CCC	0.08				
ddd	0.10				
eee	0.10				

Table 10-2. QFN Package Dimensions



11 Thermal Characteristics

Parameter ¹	Symbol	QFN	WLCSP	Unit
Junction-to-ambient thermal resistance	θ_{JA}	33.3	52.0	°C/W
Junction-to-board thermal resistance	θ_{JB}	8.8	17.8	°C/W
Junction-to-case thermal resistance	θ_{JC}	0.93	0.15	°C/W
Junction-to-board thermal-characterization parameter	Ψ _{JB}	8.8	17.7	°C/W
Junction-to-package-top thermal-characterization parameter	Ψ _{JT}	0.17	0.04	°C/W

1. Thermal setup:

Still air @ maximum allowed ambient temperature

JEDEC 2s2p printed wiring board (JEDEC Standard JESD51-11, June 2001)

Size: 114.5 x 101.5 x 1.6 mm

12 Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order #
CS42L42	Low-Power Audio Codec with	49-ball WLCSP	Yes	Extended Commercial	–40 to +85°C	Tape and reel	CS42L42-CWZR
	SoundWire®–I2S/ TDM and Audio	48-pin QFN	Yes	Extended	–40 to +85°C	Tape and reel	CS42L42-CNZR
	Processing	Comm	Commercial		Tray	CS42L42-CNZ	

Table 12-1.	Ordering	Information
-------------	----------	-------------

13 References

- MIPI SoundWire Specification, Version 1.0.
- International Electrotechnical Commission, IEC60958-3 Digital Audio Interface—Consumer, http://www.ansi.org/
- NXP Semiconductors, UM10204 Rev. 06, April 2014, The I²C-Bus Specification and User Manual, http:// www.nxp.com
- JEDEC Solid State Technology Association, *Guidelines for Reporting and Using Electronic Package Thermal Information*, *JEDEC Standard No. 51-12.01*, November 2012, http://www.jedec.org/



14 Revision History

Table 14-1. Revision History

Revision	Changes
F3	Removed footnote 2 and renumbered remaining footnotes for Fig. 2-1 and Fig. 2-2.
JAN 2018	Added missing text in first bullet in Section 5.8.
	Added footnote 1 and updated package certification information in Table 12-1 (Nomenclature change only; no change to
	package).
	 Added connections for HPSENSA/B and HS_CLAMP1/2 in Fig. 2-2.
F4	Updated headset connection in Fig. 2-1, Fig. 2-2, and Fig. 4-43.
DEC 2018	• Updated minimum and maximum values for the external voltage applied to pin parameter in Table 3-2.
	 Minor correction for the HS bias transition time Condition 5 parameter in Table 3-15.
	Updated Footnote 2 and 3 in Table 3-22.
	Added a note about interchangeable terms in Section 4.
	Minor update to Step 9 in Section 4.4.4.
	Minor update to last sentence in Section 4.7.1.2.
	Updated Fig. 4-34.
	Clarified behavior of VP Monitor in Section 4.15.1.
	Added Section 4.19, FILT+ Operation.
	• Added a note about setting or clearing specific enable bits before performing any power-up sequence in Section 5.1.
	• Updated bit field names and descriptions for ASP Receive Enable in Ex. 5-1, Ex. 5-2, Section 6.23, and Section 7.22.1.
	Corrected bit field value for PDN_ALL in Step 4 of Ex. 5-2.
	Updated Step 9 in Ex. 5-4.
	 Updated descriptions for ASP_SCPOL_IN_ADC and ASP_SCPOL_IN_DAC in Section 7.5.7.
	Removed Footnote 1 in Table 12-1.
	Updated legal boilerplate wording.
F5	Updated Section 4.15.
NOV 2019	Updated legal boilerplate wording.

Important: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.



Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2014–2019 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

MIPI and SoundWire are registered marks of MIPI Alliance, Inc.