

APPROVAL SHEET

MULTILAYER CERAMIC CAPACITOR X7R/0612/50V Low Inductance Capacitor

Customer	:
Approval No	:
Issue Date	·
Customer Ap	oproval :

Page 1 of 7 X7R/50V/0612LIC version 03 Mar.-2002



APPLICATION

The total inductance of a chip capacitor is determined both by its length to width ratio and by the mutual inductance coupling between its electrodes. Thus a 0612 chip size has lower inductance than a 1206 chip's.

As switching speeds increase and Pulse rise times decrease the need to reduce inductance become a serious limitation for improved system performance. Even the decoupling capacitors, that act as a local energy source, can generate unacceptable voltage spikes: V = L (di/dt). Thus, in high speed circuits, where di/dt can be quite large, the size of the voltage spike can be improved by reducing L. Therefore, low inductance are designed for high speed IC package, processor package decoupling and reducing AC noise in multi-chip modules etc..

The aspect ratio and size have been optimised to reduce inductance from 1nH range found in normal chip capacitors to less than 0.4nH.

The capacitors are supplied in blister tape on reel; this makes them suitable for use with automatic placement equipment. It is also supplied in bulk in boxes.

DESCRIPTION of MLCC

The raw materials are finely milled and carefully mixed. Thereafter the powders are calcined at temperatures between 1100 and 1300 °C to achieve the required chemical composition. The resultant mass is reground and dopes and/or sintering means are added. The finely ground material is mixed with a solvent and binding matter. Thin sheets are obtained by casting or rolling.

For multilayer capacitors electrode material is printed on the sheets and after stacking and pressing of the sheets cofired with the ceramic compact at temperatures between 1000 and 1400 °C. The totally enclosed electrodes of a multilayer capacitor guarantee good life test behaviour as well.




Fig. 1 Construction of a Low inductance MLCC

Page 2 of 7 X7R/50V/0612LIC version 03 Mar.-2002



ELECTRICAL DATA

all electrical values apply at an ambient temperature of 23 ± 3 °C and a relative humidity of 30 to 70%.

Description	Specification
Material	Class 2, X7R dielectric
Capacitance range	10 nF~ 150 nF, E12 series (*Note 1)
Tolerance of capacitance	±10 % (*Note 2)
Rated voltage U _R (DC)	50V
Test voltage (DC) for 1~5 seconds	2.5× U _R
Equivalent Series Inductance (ESL)	Мах. 500рН
Tan δ	≤ 2.5% (*Note 3)
Insulation resistance after 1 min. at U _R (DC)	RC > 1000 sec
Temperature coefficient	± 15%
Terminations	NiSn / Pb, metallized (*Note 4)

Note:

- 1. Other values on request.
- 2. Special tolerance upon request.
- 3. Measured at 1V, 1 MHz for C ≤ 1000 pF, and 1 V, 1 kHz for C > 1000 pF, 25°C using a four-gauge method
- 4. Pb-Free product upon customer requested.

DIMENSION DATA




Figure 1. MLCC Dimensions

Chip dimensions (Units: mm)

CASE SIZE	L	W	Т	Та	Tb
0612	1.60 ± 0.15	3.20 ± 0.15	$0.85^{+0.05}_{-0.15}$	Min. 0.50	Min. 0.13

Page 3 of 7 X7R/50V/0612LIC version 03 Mar.-2002



TEST and REQUIREMENTS (X7R)


Test Items	Test Condition	Requirements		
Visual inspection and	By visual inspection	No remarkable defect		
check of dimensions		2. within dimension specification.		
Temperature Coefficient	With no electrical load:-55 ~ 125°C at 25°C	Within ± 15%		
Capacitance	Freq. = 1KHz ± 10%,	shall not exceed the limits given in the		
	measuring voltage: 1±0.2 Vrms	detail spec.		
Dissipation factor	1kHz ± 10%,1.0 ± 0.2 Vrms	X7R : 50V, DF ≤ 2.5% max.		
Dielectric strength	Apply 250%of rated Voltage for1 to 5 sec, Charge & discharge current less than 50mA	No evidence of damage or flash-over during test		
Insulation Resistance	Apply rated voltage for max. 120sec.	$>$ 10G or $>$ 500 Ω -F whichever is smaller		
Solderability	Solder temperature : 230 ± 5°C	90% min .Coverage of entire metalized		
	Dipping time : 2 ± 0.5 sec	area .		
	Solder : SN63A			
Resistance to soldering	Solder temperature : 260 ± 5°C	1. Appearance: No damage		
heat	Dipping time: 10 ± 1 sec	2. CAP Change : ±7.5% max.		
	Solder : SN63A	3. DF, IR and Dielectric strength: to		
	Measurement taken after keeping at room temp . for 48 \pm 4 hours	meet initial requirements		
Adhesion strength of Termination	Apply 10N(1kg) force, Test time: 10±1 sec	no remarkable damage or removal of terminations		
Vibration Resistance	The range of Vibration frequency: 10~55~10	No remarkable damage.		
	Hz/min. Total amplitude: 1.5mm	2. Cap change & DF : To meet initial requirements.		
	Test time : 6 hrs.(Two hours each in three	requirements.		
	mutually perpendicular directions.)			
Bending test	The middle part of substrate shall be	no visible damage		
	pressurized by means of the pressurizing rod at a rate of about 1	ΔC/C: ≤± 12.5%		
	mm per second until the deflection becomes 1 mm and then the pressure shall be maintained for 5 sec.	This capacitance change means the change of capacitance under specified flexure of substrate from the capacitance measured before the test.		
	 Measurement to be made after keeping at room temp. for 24 ± 2hours 	capacitance measured before the test.		
Resistance to leaching	Solder temperature : 260± 5°C	Using visual enlargement, dissolution of		
	Dipping time :30 \pm 0.5 sec	the terminations shall not exceed 25% total termination area.		
	Solder : SN63A			
Humidity test	Test temp. : 40 ±2°C	No remarkable damage.		
(steady state)	Humidity: 90~95%RH	2. Cap change:≤± 12.5%		
	Test time: 1000+24/-0 hrs.	3. DF : ≤3% for rated voltage ≥50V		
	Measurement to be made after keeping at room temp. for 48 \pm 4 hours.	4. I.R. : 1G Ω min. or 50 Ω -F min. whichever is less.		

Page 4 of 7 X7R/50V/0612LIC version 03 Mar.-2002



Test Items	Test Condition	Requirements
Humidity Load	Test temp. : 40±2℃	No remarkable damage.
(Damp Heat)	Humidity: 90~95%RH	2. Cap change ∶ ≤±12.5%
	Test time: 1000+24/-0 hrs.	3. DF : ≤3% for rated voltage ≥50V
	To apply voltage: rated voltage	4. I.R. : 500MΩ- MIN. or 25 Ω-F MIN.,
	Measurement to be made after keeping at room temp. for 48±4hours.	whichever is smaller .
Life test (Endurance)	Test temp. : at max. rated temp.	No remarkable damage
	Apply Voltage : 200% of rated Voltage	2. Cap change : ≤±12.5%
	Test time : 1000 + 24/-0 hours	3. DF : ≤3% for rated voltage ≥50V
	Measurement taken after keeping at room temp. for 48±4 hours	4. I.R. : 1GΩ- MIN. or 50Ω-F MIN., whichever is smaller .
Temperature cycle	1. Test step :	No remarkable damage.
(Thermal Shock)	1) -55±3°C for 30±3min.	2. Cap change : ≤±7.5% MAX.
	2) room temp. for 2~5min.	3. DF & I.R: To meet initial
	3) 125 ±3°C for 30 ±2min.	requirements.
	4) room temp. for 2~5min.	
	Conduct the five cycles according to the temperatures and time .	
	3. Measurement to be made after keeping at room temp. for 48±4 hours.	

ESL Performance Comparison



Page 5 of 7 X7R/50V/0612LIC version 03 Mar.-2002



ORDERING CODE

0612	В	104	K	500	В	Т
Size code	Dielectric	Capacitance	Capacitance	<u>Voltage</u>	Termination	<u>Packaging</u>
		(PicoFarads)	<u>Tolerance</u>	(VDCW)		<u>code</u>
			(EIA code)			
0612 (1632)	B = X7R	2 significant digits	K: +/- 10%	2 significant digits	B = BME Nickel barrier	T : 7" reel/Paper tape
		followed by nr. Of		followed by nr. Of		G: 13" reel/Paper tape
		zeros. E.g. :		zeros. E.g. :		
		100 = 10pF		500 = 50V		
		560 = 56pF		101 = 100V		
		101 = 100pF				
		102 = 1000pF				

Dielectric	X7R/0612		
EIA Cap. Code	Capacitance (nF)	Thickness Range	
103	10		
123	12		
153	15		
183	18		
223	22		
273	27		
333	33		
393	39	$0.85^{+0.05}_{-0.15}$	
473	47		
563	56		
683	68		
823	82		
104	100		
124	120		
154	150		

Page 6 of 7 X7R/50V/0612LIC version 03 Mar.-2002




PACKAGING ON TAPE AND REEL

SIZE	T(mm)	TAPE TYPE	QUANTITY
0612	$0.85^{+0.05}_{-0.15}$	Paper tape	4Kps/reel


^{*}Reel Size: standard 7"diameter reel (13" reel available, upon requested)

PLASTIC TAPE



Symbol	Ao	Во	Со	Ko	Po x 10
Dimension (mm)	2.00±0.20	3.50±0.20	4.00 ± 0.10	<1.00	40.00±0.20

REEL



Page 7 of 7 X7R/50V/0612LIC version 03 Mar.-2002