54/74196 0/0035 54LS/74LS196 0/0036

PRESETTABLE DECADE COUNTERS


DESCRIPTION — The '196 decade ripple counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a 50% duty cycle output. Both circuit types have a Master Reset ($\overline{\text{MR}}$) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ($\overline{\text{PL}}$) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ($\overline{\text{Pn}}$) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when $\overline{\text{PL}}$ is LOW and storing the data when $\overline{\text{PL}}$ is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.

- HIGH COUNTING RATES TYPICALLY 60 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESET AND MASTER RESET


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS OUT		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TVDE	
Plastic DIP (P)	A	74196PC, 74LS196PC		9A	
Ceramic DIP (D)	A	74196DC, 74LS196DC	54196DM, 54LS196DM	6A	
Flatpak (F)	Α	74196FC, 74LS196FC	54196FM, 54LS196FM	31	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

 $^{\bullet}Q_0$ is guaranteed to drive the full rated fan-out plus the $\overline{\mathsf{CP}}_1$ input.


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW 1.0/1.5	
CP₀	÷2 Section Clock Input (Active Falling Edge)	2.0/3.0		
CP₁	÷5 Section Clock Input (Active Falling Edge)	3.0/4.0	2.0/1.75	
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	1.0/0.5	
P ₀ P ₃ PL	Parallel Data Inputs	1.0/1.0	0.5/0.25	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25	
Q ₀ — Q ₃ *	Flip-flop Outputs*	20/10	10/5.0 (2.5)	

FUNCTIONAL DESCRIPTION — The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{CP_0}$ input serves the $\overline{Q0}$ flip-flop in both circuit types while the $\overline{CP_1}$ input serves the divide-by-five or divide-by-eight section. The $\overline{Q0}$ output is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input. With the input frequency connected to $\overline{CP_0}$ and with $\overline{Q0}$ driving $\overline{CP_1}$, the '197 forms a straight forward modulo-16 counter, with $\overline{Q0}$ the least significant output and $\overline{Q0}$ the most significant output.

The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to $\overline{CP_0}$ and with Q_0 driving $\overline{CP_0}$, the circuit counts in the BCD (8421) sequence. With the input frequency connected to $\overline{CP_1}$ and Q_3 driving $\overline{CP_0}$, Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.


The '196 and '197 have an asynchronous active LOW Master Reset input (\overline{MR}) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (\overline{PL}) overrides the clock inputs and loads the data from Parallel Data $(P_0 - P_3)$ inputs into the flip-flops. While \overline{PL} is LOW, the counters act as transparent latches and any change in the P_n inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of \overline{PL} should be observed.


LOGIC DIAGRAM



÷5 STATE DIAGRAM

BCD STATE DIAGRAM





MODE SELECT TABLE

INPUTS			RESPONSE		
MR PL		СP			
L	X	Х	Qn forced LOW		
Н	L	X	Pn→ Qn		
Н	Н	~	Count Up		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARMETER		54/74 5		54/	74LS	UNITS	CONDITIONS	
011111111111111111111111111111111111111				Min Max	Min	Max			
		CP₀		1.0		0.2			
liH Inpu	Input HIGH Current	'196 CP ₁		1.0		0.4	mA	$V_{CC} = Max, V_{IN} = 5.5 V$	
		'197 Ĉ₽₁		1.0		0.2			
lcc	Power Supply Curren	t		59		20	mA	V _{CC} = Max All Inputs = Gnd	

		ACTERISTICS: V _{CC} = +5.0 V, T _A =			54/74LS			
SYMBOL	PARAMETER		$C_L = 15 pF$ $R_L = 400 \Omega$		= 15 pF	UNITS	CONDITIONS	
			Min	Max	Min	Max		
f _{max}	Maximum Count Frequency at CP ₀	'196 '197	50 50		45 50		MHz	Figs. 3-1, 3-9
f _{max}	Maximum Count Frequency at CP ₁	'196 '197	25 25		22.5 25		MHz	Fig. 3-9
tPLH tPHL	Propagation Delay CP ₀ to Q ₀			12 15		12 12	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP ₁ to Q ₁			18 21		14 14	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP ₁ to Q ₂	'196		36 42		34 32	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP1 to Q2 '197			36 42		36 34	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP ₁ to Q ₃	'196		21 18		18 18	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP ₁ to Q ₃	'197		54 63		50 55	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay P _n to Q _n			24 38		15 35	ns	Figs. 3-2, 3-5
tPLH tPHL	Propagation Delay PL to Q _n			33 36		24 35	ns	Figs. 3-1, 3-17
t _{PHL}	Propagation Delay MR to Qn			37		37	ns	Figs. 3-1, 3-17
AC OPERA	ATING REQUIREMENTS: Vo	cc = +5.0	0 V, T,	1 = +25	°C			
SYMBOL	PARAMETER		<u> </u>	/74		74LS	UNITS	CONDITIONS
71.8	2 : - 7: 1::011 1:01		Min	Max	Min	Max		-
ts (H) ts (L)	Setup Time HIGH or LOW Pn to PL		10 15		8.0 12		ns	Fig. 3-13
th (H) th (L)	Hold Time HIGH or LOW		0 0		0 6.0		ns	Fig. 3-13
w (H)	CP₀ Pulse Width HIGH	'196 '197	20 20		12 10		ns	Fig. 3-9
w (H)	CP ₁ Pulse Width HIGH	'196 '197	30 30		24 20		ns	Fig. 3-9
w (L)	PL Pulse Width LOW	20		18		ns	Fig. 3-17	
w (L)	MR Pulse Width LOW	15		12		ns	Fig. 3-17	
rec	Recovery Time PL to CPn		20		16		ns	Fig. 3-17
rec	Recovery Time MR to CPn	20		18		ns	Fig. 3-17	