

CLOCKED FLIP-FLOP


MDTL MC930/830 series **MOTOROLA**



ISSUE A

MC945 • MC845
MC948 • MC848

Add Suffix F for ceramic flat package (Case 607).
Suffix G for TO-100 metal package (Case 603-02).
Suffix L for ceramic dual in-line package (Case 632).
Suffix P for plastic dual in-line package (Case 646) MC830 series only.



- (a) Used only on MC945/MC845 * MC945/MC845 - 6.0 k
MC948/MC848 - 2.0 k
- (b) Used only on MC948/MC848

Number at end of terminal represents pin number for flat and dual in-line packages. Number in parenthesis indicates pin number for metal can.

SYNCHRONOUS TRUTH TABLE

		t_n		t_{n+1}
S_1	S_2	C_1	C_2	Q
0	X	0	X	Q_n
0	X	X	0	Q_n
X	0	0	X	Q_n
X	0	X	0	Q_n
0	X	1	1	0
X	0	1	1	0
1	1	0	X	1
1	1	X	0	1
1	1	1	1	U

- 0 - Low State (more negative)
- 1 - High State (more positive)
- X - State of the input does not affect the state of the circuit.
- U - Indeterminate State

J-K TRUTH TABLE
(Connect S_2 to \bar{Q} , C_2 to Q)

		t_n	t_{n+1}
S_1	C_1	Q	\bar{Q}
0	0	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
1	1	1	1

ASYNCHRONOUS TRUTH TABLE

S_D	C_D	Q	\bar{Q}
1	1	NC	NC
0	1	1	0
1	0	0	1
0	0	1	1

Asynchronous inputs, direct set (S_D) and direct clear (C_D), override the synchronous inputs; they are independent of all other inputs.


These clocked flip-flops consist of two directly coupled flip-flops, operating on the "master-slave" principle. The input information is stored in the "master" flip-flop when the clock voltage is high, and is transferred to the "slave" when the clock voltage is low.

This clocked flip-flop can be operated in either the R-S or J-K mode. For J-K operation the Q output is connected to a clear input, and the \bar{Q} output is connected to a set input. Asynchronous inputs, direct set (S_D) and direct clear (C_D), override the synchronous inputs. No matter what other inputs are applied to the flip-flop, the direct set and clear inputs prevail.


The outputs are buffered, thereby reducing the possibility of circuit disturbance from external line noise.

The output pullup resistor of the MC948/MC848 has been changed from that utilized in the MC945/MC845 in order to improve the propagation delay-versus-capacitance characteristics.

MC945F,L/MC845F,L,P
MC948F,L/MC848F,L,P



MC945G/MC845G
MC948G/MC848G




Input Loading Factor:
S and C = 2/3
 $S_D, C_D, T = 2$

Output Loading Factor:
MC945 = 10
MC845 = 12
MC948 = 9
MC848 = 11


Total Power Dissipation:
MC945/MC845 = 60 mW typ/pkg
MC948/MC848 = 70 mW typ/pkg
Propagation Delay Time = 40 ns typ

See General Information section for packaging.


PROPAGATION DELAY TIME TEST CIRCUIT AND WAVEFORMS



TEST	R	C
t_{pd+}	3.9 k ohms	30 pF
t_{pd-}	400 ohms	30 pF



CLOCK PULSE WAVEFORMS
($t_f < 1.0 \mu s$)



TEST CONDITIONS

	V _{CPTH}	
	MC945	MC948
-55°C	1.15 V	1.30 V
+25°C	0.95 V	1.15 V
+125°C	0.65 V	0.85 V
MC845 MC848		
0°C	1.00 V	1.20 V
+25°C	0.95 V	1.15 V
+75°C	0.65 V	0.85 V