

February 1998

### Fast CMOS 16-Bit Buffer/Line Drivers

#### **Features**

- Advanced 0.6 micron CMOS Technology
- These Devices are High-speed, Low Power Devices with High Current Drive
- V<sub>CC</sub> = 5V ±10%
- · Hysteresis on All Inputs
- CD74FCT16540T
  - High Output Drive: IOH = -32mA; IOL = 64mA
  - Power Off Disable Outputs Permit "Live Insertion"
  - Typical V<sub>OLP</sub> (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C
- CD74FCT162540T
  - Balanced Output Drivers: ±24mA
  - Reduced System Switching Noise
  - Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C
- CD74FCT162H540T
  - Bus Hold Retains Last Active Bus State During Three-State
  - Eliminates the Need for External Pull-Up Resistors

#### Description

These devices are inverting 16-bit buffer/line drivers designed for applications driving high capacitance loads and low impedance backplanes. These high-speed, low power devices offer bus/backplane interface capability and a flow-through organization for ease of board layout. They are designed with three-state controls to operate in a Quad-Nibble, Dual-Byte, or a single 16-bit word mode.

The CD74FCT16540T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.


The CD74FCT162540T has  $\pm 24$ mA balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The CD74FCT162H540T has "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.


### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.		
CD74FCT16540ATMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT16540ATSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT16540CTMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT16540CTSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT16540TMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT16540TSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT162540ATMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT162540ATSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT162540CTMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT162540CTSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT162540DTMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT162540DTSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT162540ETMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT162540TMT	-40 to 85	48 Ld TSSOP	M48.240-P		
CD74FCT162540TSM	-40 to 85	48 Ld SSOP	M48.300-P		
CD74FCT162H540ATMT	-40 to 85	48 Ld TSSOP	M56.240-P		
CD74FCT162H540ATSM	-40 to 85	48 Ld SSOP	M56.300-P		
CD74FCT162H540CTMT	-40 to 85	48 Ld TSSOP	M56.240-P		
CD74FCT162H540CTSM	-40 to 85	48 Ld SSOP	M56.300-P		
CD74FCT162H540DTMT	-40 to 85	48 Ld TSSOP	M56.240-P		
CD74FCT162H540DTSM	-40 to 85	48 Ld SSOP	M56.300-P		
CD74FCT162H540ETMT	-40 to 85	48 Ld TSSOP	M56.240-P		
CD74FCT162H540ETSM	-40 to 85	48 Ld SSOP	M56.300-P		
CD74FCT162H540TMT	-40 to 85	48 Ld TSSOP	M56.240-P		
CD74FCT162H540TSM	-40 to 85	48 Ld SSOP	M56.300-P		

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.



## Functional Block Diagram



TRUTH TABLE (NOTE 1)

INP	OUTPUTS			
χ <mark>ΟΕ</mark>	χ <b>Α</b> χ	χ <sup>Ψ</sup> χ		
L	L	Н		
L	Н	L		
Н	Х	Z		

### NOTE:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance

# Pin Descriptions

PIN NAME	DESCRIPTION					
χ <mark>ΟΕ</mark>	Three-State Output Enable Inputs (Active LOW)					
χAχ	Inputs (Note 2)					
$\chi^{\overline{Y}}\chi$	Three-State Outputs (Active Low)					
GND	Ground					
V <sub>CC</sub>	Power					

#### NOTE:

2. For the CD74FCT162H540T, these pins have "Bus Hold". All other pins are standard, outputs or I/Os.

#### **Absolute Maximum Ratings** Thermal Information DC Input Voltage .....-0.5V to 7.0V θ<sub>JA</sub> (°C/W) Thermal Resistance (Typical, Note 3) **Operating Conditions** Operating Temperature Range . . . . . . . . . -40°C to 85°C Maximum Storage Temperature Range . . . . . . . -65°C to 150°C Supply Voltage to Ground Potential Maximum Lead Temperature (Soldering 10s)......300°C Inputs and V<sub>CC</sub> Only.....-0.5V to 7.0V (Lead Tips Only) Supply Voltage to Ground Potential Outputs and D/O Only.....-0.5V to 7.0V CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **Electrical Specifications**

PARAMETER	SYMBOL	(NOTE 4 <b>TEST COND</b> I	,	MIN	(NOTE 5)	MAX	UNITS
DC ELECTRICAL SPE	CIFICATION	NS Over the Operating Range, T	<sub>A</sub> = -40°C to 85°C, V	CC = 5.0V ±1	0%		•
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level		2.0	-	-	٧
Input LOW Voltage	V <sub>IL</sub>	Guaranteed Logic LOW Level		-	-	0.8	٧
Input HIGH Current	lн	Standard Input, V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub>	-	-	1	μΑ
Input HIGH Current	lн	Standard I/O, V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub>	-	-	1	μΑ
Input HIGH Current	lін	Bus Hold Input (Note 7) V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub>	-	-	±100	μΑ
Input HIGH Current	lн	Bus Hold I/O (Note 7) $V_{IN} = V_{CC}$ $V_{CC} = Max$		-	-	±100	μΑ
Input LOW Current	l <sub>IL</sub>	Standard Input, V <sub>CC</sub> = Min V <sub>IN</sub> = GND		-	-	-1	μΑ
Input LOW Current	I <sub>IL</sub>	Standard I/O, V <sub>CC</sub> = Min V <sub>IN</sub> = GND		-	-	-1	μΑ
Input LOW Current	IIL	Bus Hold Input (Note 7) $V_{IN} = GND$ $V_{CC} = Min$		-	-	±100	μΑ
Input LOW Current	I <sub>IL</sub>	Bus Hold I/O (Note 7)		-	-	±100	μΑ
Bus Hold Sustain Current	Івнн	Bus Hold Input (Note 7)	V <sub>IN</sub> = 2.0V	-50	-	-	μΑ
	I <sub>BHL</sub>	V <sub>CC</sub> = Min	$V_{IN} = 0.8V$	50	-	-	μΑ
High Impedance	lozh	V <sub>CC</sub> = Max	V <sub>OUT</sub> = 2.7V	-	-	1	μΑ
Output Current (Three-State) (Note 8)	lozL	V <sub>CC</sub> = Max	V <sub>OUT</sub> = 0.5V	-	-	-1	μΑ
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	-	-0.7	-1.2	٧	
Short Circuit Current	los	V <sub>CC</sub> = Max (Note 6), V <sub>OUT</sub> = 0	-80	-140	-200	mA	
Output Drive Current	lo	V <sub>CC</sub> = Max (Note 6), V <sub>OUT</sub> = 2	-50	- 1	-180	mA	
Input Hysteresis	V <sub>H</sub>		-	100	-	mV	

# Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 4) TEST CONDITI	MIN	(NOTE 5) TYP	MAX	UNITS	
CD74FCT16540T OUT	PUT DRIVE	SPECIFICATIONS Over the Ope	erating Range				
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.0mA	2.5	3.5	-	٧
			I <sub>OH</sub> = -15.0mA	2.4	3.5	-	٧
			I <sub>OH</sub> = -32.0mA	2.0	3.0	-	٧
Output LOW Voltage	V <sub>OL</sub>	$V_{CC}$ = Min, $V_{IN}$ = $V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 64mA	-	0.2	0.55	٧
Power Down Disable	loff	$V_{CC} = 0V$ , $V_{IN}$ or $V_{OUT} \le 4.5V$		-	-	±100	μΑ
CD74FCT162540T, CI	D74FCT162H	540T OUTPUT DRIVE SPECIFIC	CATIONS Over the O	perating Ra	nge		
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -24.0mA	2.4	3.3	-	٧
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	-	0.3	0.55	٧
Output LOW Current	l <sub>ODL</sub>	$V_{CC} = 5V$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{O}$	<sub>UT</sub> = 1.5V (Note 6)	60	115	150	mA
Output HIGH Current	l <sub>ODH</sub>	$V_{CC} = 5V$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{O}$	<sub>UT</sub> = 1.5V (Note 6)	-60	-115	-150	mA
CAPACITANCE TA = 2	25°C, f = 1Ml	Hz		•			
Input Capacitance (Note 9)	C <sub>IN</sub>	V <sub>IN</sub> = 0V	-	4.5	6	pF	
Output Capacitance (Note 9)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V		-	5.5	8	pF
POWER SUPPLY SPE	CIFICATION	is		•			
Quiescent Power Supply Current	lcc	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	500	μΑ
Supply Current per Input at TTL HIGH	Δl <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = 3.4V (Note 10)	-	0.5	1.5	mA
Supply Current per Input per MHz (Note 11)	ICCD	$V_{\underline{CC}}$ = Max, Outputs Open $_{\chi}$ OE = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	60	100	μ <b>A</b> / MHz
Total Power Supply Current (Note 13)	IC	V <sub>CC</sub> = Max, Outputs Open f <sub>I</sub> = 10MHz, 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	0.6	1.5 (Note 12)	mA
		xOE = GND One Bit Toggling	V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	0.9	2.3 (Note 12)	mA
		V <sub>CC</sub> = Max, Outputs Open f <sub>I</sub> = 2.5MHz	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	2.4	4.5 (Note 12)	mA
		50% Duty Cycle <sub>X</sub> OE = GND 16 Bits Toggling	V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	6.4	16.5 (Note 12)	mA

#### **Switching Specifications Over Operating Range**

			Т		AT		СТ		TD		ET		
PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	(NOTE 15) <b>MIN</b>	мах	(NOTE 15) <b>MIN</b>	мах	(NOTE 15) <b>MIN</b>	MAX	(NOTE 15) <b>MIN</b>	мах	(NOTE 15) <b>MIN</b>	мах	UNITS
Propagation Delay $\chi A \chi$ to $\chi \overline{Y} \chi$	t <sub>PLH,</sub> t <sub>PHL</sub>	$C_L = 50pF$ $R_L = 500\Omega$	1.5	8.0	1.5	4.8	1.5	4.3	1.5	3.6	1.5	3.2	ns
Output Enable Time xOE to xAx or xYx	t <sub>PZH,</sub> t <sub>PZL</sub>		1.5	10.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns
Output Disable Time (Note 16) xOE to xAx or xYx	t <sub>PHZ,</sub> t <sub>PLZ</sub>		1.5	9.5	1.5	5.6	1.5	5.2	1.5	4.3	1.5	4.3	ns
Output Skew (Note 17)	tsk(0)		-	0.5	1	0.5	-	0.5	-	0.5	-	0.5	ns

#### NOTES:

- 4. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- 5. Typical values are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading, except as noted.
- 6. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 7. Pins with Bus Hold are identified in the pin description.
- 8. This specification does not apply to bi-directional functionalities with Bus Hold.
- 9. This parameter is determined by device characterization but is not production tested.
- 10. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- 11. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 12. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- 13. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
  - I<sub>CC</sub> = Quiescent Current
  - ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)
  - D<sub>H</sub> = Duty Cycle for TTL Inputs High
  - N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>
  - I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - f<sub>I</sub> = Input Frequency
  - N<sub>I</sub> = Number of Inputs at f<sub>I</sub>
  - All currents are in milliamps and all frequencies are in megahertz.
- 14. See test circuit and wave forms.
- 15. Minimum limits are guaranteed but not tested on Propagation Delays.
- 16. This parameter is guaranteed but not production tested.
- 17. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.