

Quad Bus Buffer with 3-State Control Inputs

The MC74VHC126 is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves noninverting high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.


The MC74VHC126 requires the 3-state control input (OE) to be set Low to place the output into high impedance.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: $t_{PD} = 3.8\text{ns}$ (Typ) at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}$ (Max) at $T_A = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%$ V_{CC}
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: $V_{OLP} = 0.8\text{V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V
- Chip Complexity: 72 FETs or 18 Equivalent Gates

LOGIC DIAGRAM

Active-High Output Enables



FUNCTION TABLE

VHC126		
Inputs		Output
A	OE	Y
H	H	H
L	H	L
X	L	Z

MC74VHC126



D SUFFIX
14-LEAD SOIC PACKAGE
CASE 751A-03



DT SUFFIX
14-LEAD TSSOP PACKAGE
CASE 948G-01



M SUFFIX
14-LEAD SOIC EIAJ PACKAGE
CASE 965-01

ORDERING INFORMATION

MC74VHCXXD	SOIC
MC74VHCXXDT	TSSOP
MC74VHCXXM	SOIC EIAJ

PIN ASSIGNMENT

OE1	1	•	14	V _{CC}
A1	2		13	OE4
Y1	3		12	A4
OE2	4		11	Y4
A2	5		10	OE3
Y2	6		9	A3
GND	7		8	Y3



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
V _{in}	DC Input Voltage	-0.5 to +7.0	V
V _{out}	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	Input Diode Current	-20	mA
I _{OK}	Output Diode Current	±20	mA
I _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, SOIC Packages† TSSOP Packages†	500 450	mW
T _{stg}	Storage Temperature	-65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

- Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

†Derating — SOIC Packages: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	+85	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 3.3V ±0.3V V _{CC} = 5.0V ±0.5V	0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V _{CC} V	T _A = 25°C			T _A = -40 to 85°C		Unit
				Min	Typ	Max	Min	Max	
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 to 5.5	1.50 V _{CC} × 0.7			1.50 V _{CC} × 0.7		V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5				0.50 V _{CC} × 0.3		V
V _{OH}	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{OH} = -50µA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		V _{in} = V _{IH} or V _{IL} I _{OH} = -4mA I _{OH} = -8mA	3.0 4.5	2.58 3.94			2.48 3.80		
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{OL} = 50µA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		V _{in} = V _{IH} or V _{IL} I _{OL} = 4mA I _{OL} = 8mA	3.0 4.5				0.36 0.36		
I _{OZ}	Maximum Three-State Leakage Current	V _{in} = V _{IH} or V _{IL} V _{out} = V _{CC} or GND	5.5			±0.25		±2.50	µA

MC74VHC126

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V _{CC} V	T _A = 25°C			T _A = - 40 to 85°C		Unit
				Min	Typ	Max	Min	Max	
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5V or GND	0 to 5.5			± 0.1		± 1.0	µA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			4.0		40.0	µA

AC ELECTRICAL CHARACTERISTICS (Input t_r = t_f = 3.0ns)

Symbol	Parameter	Test Conditions	T _A = 25°C			T _A = - 40 to 85°C		Unit
			Min	Typ	Max	Min	Max	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to Y	V _{CC} = 3.3 ± 0.3V C _L = 15pF C _L = 50pF		5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0	ns
		V _{CC} = 5.0 ± 0.5V C _L = 15pF C _L = 50pF		3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5	
t _{PZL} , t _{PZH}	Maximum Output Enable Time, OE to Y	V _{CC} = 3.3 ± 0.3V R _L = 1kΩ C _L = 50pF		5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0	ns
		V _{CC} = 5.0 ± 0.5V R _L = 1kΩ C _L = 50pF		3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0	
t _{PLZ} , t _{PHZ}	Maximum Output Disable Time, OE to Y	V _{CC} = 3.3 ± 0.3V R _L = 1kΩ C _L = 50pF		9.5	13.2	1.0	15.0	ns
		V _{CC} = 5.0 ± 0.5V R _L = 1kΩ C _L = 50pF		6.1	8.8	1.0	10.0	
t _{OSLH} , t _{OSSL}	Output-to-Output Skew	V _{CC} = 3.3 ± 0.3V (Note 1.) C _L = 50pF			1.5		1.5	ns
		V _{CC} = 5.0 ± 0.5V (Note 1.) C _L = 50pF			1.0		1.0	
C _{IN}	Maximum Input Capacitance			4	10		10	pF
C _{OUT}	Maximum Three-State Output Capacitance (Output in High Impedance State)			6				pF

CPD	Power Dissipation Capacitance (Note 2.)	Typical @ 25°C, V _{CC} = 5.0V		pF
		15		

- Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PZHm}|, t_{OSSL} = |t_{PHLm} - t_{PLHm}|.
- CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = CPD • V_{CC} • f_{IN} + I_{CC}/4 (per buffer). CPD is used to determine the no-load dynamic power consumption; P_D = CPD • V_{CC}² • f_{IN} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input t_r = t_f = 3.0ns, C_L = 50pF, V_{CC} = 5.0V)

Symbol	Characteristic	T _A = 25°C			Unit
		Typ	Max	Unit	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.8	V	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.3	- 0.8	V	
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V	
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V	

SWITCHING WAVEFORMS




Figure 1.






Figure 2.



* Includes all probe and jig capacitance

Figure 3. Test Circuit



* Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Input Equivalent Circuit