

# Am8052

Alphanumeric CRT Controller (CRTC)

FINAL

## DISTINCTIVE CHARACTERISTICS

- On-chip DMA capability, operating via linked-list data structures
- Three on-chip row buffers, each 132 characters by 20 bits support split-screen smooth-scrolling
- General-purpose microprocessor interface. Compatible with 8086, Z8000\*, and 68000 CPUs.
- Smooth-scrolling capability, with minimal CPU overhead
- Multiple vertical and horizontal screen divisions, with optional smooth-scrolling within a window
- Character attributes (12 bits) can be invoked on a character-by-character basis
- Flexible vertical and horizontal sync control
- Flexible blanking for control of front and back-porch positions
- Non-interface, repeat field interlace, and video interface options
- High resolution 5-bit character generator row addressing
- 16M-byte system memory addressing capability
- Programmable blink options for cursors and characters

## GENERAL DESCRIPTION

The Am8052 CRT Controller (CRTC) is a general-purpose interface device for raster scan CRT displays. The CRTC provides efficient manipulation of complex character formats and screen structures to allow sophisticated text display without undue CPU overhead.

The CRTC is a register-oriented product that is fully user programmable. The timing definition and operating modes are initialized by the host CPU. Display formats are real-time programmable on a row-by-row basis. Character attributes are specified on a character or field basis, and are interpreted and acted upon during active display of a character row.

Internal DMA capability assures efficient transfer of display information to the three on-chip line buffers. These three line buffers prevent screen flashing in split-screen smooth-scrolling operations. The DMA loads the line buffers via linked list data blocks which facilitate easier editing and text composition.


The Am8052, in conjunction with the Am8152A bipolar Video System Controller (VSC), allows for the flexible assignment of visual attributes. The twelve attribute bits stored in the Am8052 include superscript, subscript, blink, highlight, reverse, underline, strike through and cursor. Both character and cursor can be made to blink at three different rates, and the blink duty cycle is programmable. Further flexibility is achieved by the Am8152A, which allows the video stream to be manipulated by selection of background and foreground as well as background/foreground reversal.

The Am8052 and Am8152A combination also supports proportional spacing, text justification, and double-width characters.

The Am8052 CRTC is assembled in 68-pin plastic leaded chip carrier and ceramic leadless chip carrier packages, while the bipolar Am8152A VSC is assembled in a 48-pin DIP and 68-pin Plastic Leaded Chip Carrier. These interface circuits are available as a chip-set for high performance CRT applications.


3

## BLOCK DIAGRAM




BD003361

## CONNECTION DIAGRAMS Top View



CD005191

## 68-Pin PLCC Generic Outline




CD010410

	A	B	C	D	E	F	G	H	J	K	L
1	R0	AD1	AD3	AD5	VSS2	AD8	AD10	AD12	AD14		
2	R1	AD0	AD2	AD4	AD6	AD7	AD9	AD11	AD13	CC7	AD15
3	R3	R2								CC5	CC6
4	RSTT	R4								CC3	CC4
5	BLANK	HSYNC								CC1	CC2
6	CLK1	VCC1								CLK2	CC0
7	RST	VSYNC								AP0	VCC2
8	C/D	ESYNC								AP2	AP1
9	INTACK	IEO								AP4	AP3
10	INT	IEI	WAIT	BAI	DREN	DS	VSS1	AP10	AP8	AP6	CURSOR
11		CS	BAO	BRQ	DTEN	AS	R/W	AP9	AP7	AP5	

CD010420

### LOGIC SYMBOL



LS001211


3

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



### Valid Combinations

Valid Combinations	
AM8052-4	JC, LC
AM8052-6	
AM8052-8	


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION (Cont'd.)

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM8052-6	/BUC, /BZC

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

## PIN DESCRIPTION

**VSS1, VSS2** Ground

**VCC1, VCC2** +5-V Power Supply

**CLK<sub>1</sub>** Timing Clock

The Clock 1 signal controls and times the DMA and peripheral portion of the CRTC. In proportional spacing applications, where CLK<sub>2</sub> is variable, CLK<sub>1</sub> must be used to time the horizontal and vertical sync rates. CLK<sub>1</sub> is non-TTL compatible, and is normally driven by the Am8152A VSC.

**CLK<sub>2</sub>** Display Clock

The Clock 2 signal is used to time character accesses from the CRTC line buffers. In applications which do not use proportional spacing, CLK<sub>2</sub> is fixed in frequency and can be used to time horizontal and vertical sync rates, allowing CLK<sub>1</sub>, the system clock, to be unrelated and asynchronous to the display timing. CLK<sub>2</sub> is non-TTL compatible and should be driven by the VSC.

**AD<sub>0</sub>-AD<sub>15</sub>** Address/Data Bus (Input/Output, Three-State)

The Address/Data Bus is a multiplexed, bidirectional, high-tri-state, three-state bus. The presence of addresses is defined by the  $\overline{AS}$  signal, and the presence of data is defined by the  $\overline{DS}$  signal. When the CRTC is in control of the system via its internal DMA capability, it controls the AD Bus; when the CRTC is idle, the CPU or other external devices control the AD Bus and may use it to access the internal registers of the CRTC. The high-order 8-bit memory address is output on the AD<sub>0</sub>-AD<sub>7</sub> lines. Interrupt vector information is also output in the AD<sub>0</sub>-AD<sub>7</sub> lines.

**$\overline{AS}$**  Address Strobe (Input/Output; Three State, Active LOW)

Address Strobe is a bidirectional, active-LOW, three-state signal. When the CRTC is in the slave mode and the bus master is accessing the CRTC's internal registers,  $\overline{AS}$  can be used to optionally latch  $\overline{CS}$  and C/D information during the first part of the transaction. During a DMA operation when the CRTC is in control of the system,  $\overline{AS}$  is an output generated by the CRTC to indicate a valid address on the bus. In the slave mode, the  $\overline{AS}$  signal may be asynchronous to CLK<sub>1</sub>.

**$\overline{DS}$**  Data Strobe (Input/Output; Three State, Active LOW)

Data Strobe is a bidirectional, active-LOW, three-state signal. When the CRTC is in the slave mode and the external system is transferring information to or from it,  $\overline{DS}$  is a timing input used by the CRTC to move data to or from the AD Bus. In the slave mode, the  $\overline{DS}$  signal may be asynchronous to CLK<sub>1</sub>. During a DMA operation when the CRTC is in control of the system,  $\overline{DS}$  is an output generated by the CRTC and used by the system to move data onto the AD Bus.

**$\overline{CS}$**  Chip Select (Input, Active LOW)

The  $\overline{CS}$  input is an active-LOW signal used by the host processor to select the CRTC for a slave transfer.

**WAIT** Wait (Input, Active LOW)

The WAIT input is an active-LOW signal used to stretch the  $\overline{DS}$  strobe whenever the CRTC has access to the host's bus for data transfer. The status of the WAIT signal is sampled on the falling edge CLK<sub>1</sub> during  $t_2$  or  $t_w$ .

**R/W** Read/Write (Input/Output, Three State)

Read/Write is a bidirectional, three-state signal indicating the data direction for the bus transaction under way, and remains stable for the length of the bus cycle. When  $\overline{CS}$  input is active, Read (HIGH) indicates that the system is requesting data from the CRTC and Write (LOW) indicates

that the system is presenting data to the CRTC. On the other hand, during a DMA operation when the CRTC is in control of the system, R/W is an output generated by the CRTC, with Read indicating that data is being requested by the CRTC from the addressed memory location and Write indicating that the CRTC is driving a high-order address to an external latch.

**$\overline{BRQ}$**  Bus Request (Input/Output, Three State)

When the CRTC requires use of the bus for DMA activity, the  $\overline{BRQ}$  line is driven LOW. It remains LOW until it has ceased using the bus.

**$\overline{BAI}$**  Bus Acknowledge In (Input, Active LOW)

Bus Acknowledge In is an active-LOW input. When the CRTC requires host bus access and has successfully pulled its  $\overline{BRQ}$  pin LOW, a  $\overline{BAI}$ -LOW input signifies that the CRTC has obtained bus mastership after having internally synchronized its  $\overline{BAI}$  active-LOW input for two clock periods of CLK<sub>1</sub>. The synchronization is required to alleviate metastable problems. When the CRTC does not require host bus access, the  $\overline{BAI}$  input ripples to the  $\overline{BAO}$ . Forcing  $\overline{BAI}$  HIGH will cause the Am8052 to relinquish the bus.

**CURSOR** Cursor (Output)

This pin is the cursor output indicator.

**ESYNC** External Sync (Input)

This pin is the external synchronization input line. If the ES bit in the mode register is set, the vertical frame scan will commence after the rising edge of ESYNC.

**HYSYNC** Horizontal Sync (Output, Active HIGH)

HYSYNC is an active-HIGH output used to cause horizontal retrace of the CRT's electron beam. The output is held active LOW while the CRTC is reset to prevent unknown synchronization to the CRT which may cause damage to high bandwidth tubes. Note that this pin can also be initialized as Horizontal Drive.

**VSYNC** Vertical Sync (Output, Active HIGH)

VSYNC is an active-HIGH output used to cause vertical retrace of the CRT's electron beam. VSYNC can be optionally synchronized by the ESYNC input. VSYNC is held LOW while the CRTC is reset to prevent damage to the CRT.

**BLANK** Blank Video (Output, Active HIGH)

BLANK is an active-HIGH output. It serves to blank out inactive display areas of the CRT. The output is held active while the CRTC is reset.

**R<sub>0</sub>-R<sub>4</sub>** Row Control (Output, Active HIGH)

R<sub>0</sub>-R<sub>4</sub> outputs are active HIGH. These outputs represent the binary count of the active scan line being displayed. These outputs address the least significant address portion of an external character generator. The outputs are all held HIGH for those scan lines that do not carry active video during normal character or superscript/subscript display.

**CC<sub>0</sub>-CC<sub>7</sub>** Character Code (Output, Active HIGH)

CC<sub>0</sub>-CC<sub>7</sub> outputs are active HIGH. The 8-bit character port, CC<sub>0</sub>-CC<sub>7</sub>, outputs eight bits of data stored in the character code section of the line buffer currently being displayed.

**INT** Interrupt Request (Output; Open Drain, Active LOW)

This line is used to indicate an interrupt request to the host processor. It is driven LOW by the CRTC until an interrupt acknowledge is received on the INTACK pin or the relevant IP or IE bits in Mode Register 2 are reset.

**INTACK Interrupt Acknowledge (Input, Active LOW)**

When INTACK is driven LOW, the CRTC examines its IEI line to determine whether it has been granted an acknowledge by the CPU. It also starts priority resolution of the Daisy Chain. When  $\overline{DS}$  is active, the vector is placed on the bus if enabled.

**IEI Interrupt Enable In (Input)**

A HIGH on IEI during an Interrupt Acknowledge cycle is regarded as an interrupt acknowledge to the CRTC. A LOW on IEI during Interrupt Acknowledge signifies that a higher priority interrupt on the daisy chain is being acknowledged.

**IEO Interrupt Enable Out (Output)**

IEO follows IEI during Interrupt Acknowledge if the CRTC has not made an interrupt request. IEO LOW disables lower priority devices from making interrupt requests.

**DTEN, DREN Data Transmit Enable, Data Receive Enable (Outputs; Open-Drain, Active LOW)**

Data Transmit Enable and Data Receive Enable are used to control bus transceivers external to the CRTC should they be required. When DTEN is LOW, the transceiver should transmit from the CRTC onto the bus. When DREN is LOW, the transceiver should receive data from the bus. DTEN and DREN are never LOW simultaneously.

**C/D Command/Data (Input)**

C/D is used by the CRTC when in the slave mode to determine if an I/O transaction with the host CPU is transferring a command or data. When the CRTC is not involved in an I/O transaction with the host, C/D is disregarded.

**AP<sub>0</sub>-AP<sub>10</sub> Attribute Port (Output)**

These 11 lines are used to display character attribute information synchronous with each character and CLK<sub>2</sub>. During HSYNC, the row attribute information contained in the Row Redefinition Block is output on AP<sub>0</sub>-AP<sub>10</sub>.

**BAO Bus Acknowledge Out (Output, Active LOW)**

BAO output is forced active HIGH when the CRTC requests bus mastership; otherwise, the BAI input ripples out of the CRTC via the BAO output.

**RST Reset (Input, Active LOW)**

A LOW on this input for at least 5 clock cycles is interpreted as a reset signal. The effect of reset is to drive all CRTC bus signals into the high-impedance state, to clear all mode bits except bits 9 through 15 in MR2, and to force the CRTC into the slave mode.

**RSTT Test Reset (Input)**

For test use only. This pin is a "No Connect."

**TABLE 1. CHARACTER ATTRIBUTE DESCRIPTION**

Attribute	Effect
Reverse	- Causes the designated character to be displayed in reverse video.
Highlight	- Highlights the applicable character.
Blink	- Blinks the designated character at one of four programmed blink rates.
Underline	- Underlines the designated character at a programmable scan line.
Subscript	- Causes the character to be displayed as a subscript.
Superscript	- Causes the character to be displayed as a superscript.
Shifted Underline	- A second underline.
Cursor	- Causes the attribute or X-Y cursor to be displayed at the designated character position.
Latched	- Indicates that the attribute should be latched for all successive characters until changed.
Ignore	- Causes the CRTC to skip over the designated characters. Useful for embedded control characters and protected fields that do not get displayed.
User Definable	- Four attribute bits reserved for user definition.

## FUNCTIONAL DESCRIPTION

The block diagram of the Am8052 CRTC is shown on front cover. Communication with the external host system takes place over the 16-bit Address/Data Bus, AD<sub>0</sub>-AD<sub>15</sub>. Transfers over the AD Bus are controlled by the  $\overline{CS}$ , C/D,  $\overline{AS}$ ,  $\overline{DS}$ , and R/W lines. When the CRTC is in the slave mode, these four bus control lines are inputs. When the CRTC is in the DMA mode,  $\overline{AS}$ , R/W and  $\overline{DS}$  are outputs and control the external bus.

Following reset, the host system initializes the CRTC's timing and control registers, as well as one address pointer to the start of the display data location in the host memory. Following initialization and upon command from the host, the CRTC takes over bus control from the host and transfers display row control data, character code, and character attribute data. The CRTC requests the host bus by sampling the  $\overline{BRQ}$  line for activity; if the  $\overline{BRQ}$  line is HIGH, the CRTC drives it LOW, and also drives  $\overline{BAO}$  HIGH, to obtain priority over lower priority bus requestors. The on-chip DMA Controller circuit controls the data transfer and performs character data loading into the on-board line buffers.

The CRTC is real-time programmable on a character row-by-row basis through a row control data block fetched either from the host memory or from a dedicated display memory. The Row Control Block (RCB) contains address links to the next row's RCB, a character and attribute data address for the current row and other pertinent control functions for the row. Data from the RCB is transferred into the appropriate set of registers for active control of display and data fetch operations during the subsequent display of character row data. A Top of Page register contains the address of the Main Definition Block for the screen. The Main Definition Block, in turn, points to the first RCB. The character row data, comprised of character code and attribute (if the latter is specified), is fetched starting at the address and for the character length obtained from the RCB. The character code and its attribute consist of a 20-bit wide word which is stored, FIFO style, into one of the three on-board 132-character by 20-bit line buffers. Character attributes are on a character-by-character basis and are interpreted and acted upon by the CRTC during the active display period of the contents of a line buffer. Output lines CC<sub>0</sub>-CC<sub>7</sub> form the transfer path for character code data to an external matrix type character generator, while the character attribute, after selective masking, is interpreted and combined with the resulting video.

Output lines R<sub>0</sub>-R<sub>4</sub> exhibit the scan line number for the specific character being displayed, while the character row control logic allows alteration of the scan line number output at the R<sub>0</sub>-R<sub>4</sub> lines to enable the display of normal superscript or subscript characters.

The HSYNC, VSYNC and BLANK output lines provide the CRT synchronization signals. The horizontal and vertical control logic blocks contain counters and host programmable registers for deriving the timing signals from either the CLK<sub>1</sub> or the CLK<sub>2</sub> input as well as an ESYNC input line for frame synchronization to an external source, such as the power line frequency. CLK<sub>2</sub> runs at the display character rate. It is a submultiple of the dot clock, whose frequency is determined by the Am8152A oscillator. CLK<sub>2</sub> controls the CRT synchronization lines HSYNC and VSYNC, as well as BLANK, and the rate of character output from the CRTC. CLK<sub>1</sub>, which may be asynchronous to CLK<sub>2</sub>, controls all DMA and related bus activity, associated with the CRTC. In proportional spacing applications, CLK<sub>1</sub> may be also used to time the synchronization signals.

## Character Attributes

Character attributes affect various CRTC output signals and other operations on a character-by-character basis. Each attribute word occupies a 16-bit word in memory. Each character, however, need not invoke a new attribute.

Character attributes are stored in parallel with the corresponding character code in each line buffer.

The character attribute information which makes up the character attribute word is shown below:

AW <sub>15</sub> Latched/Unlatched	AW <sub>7</sub> User definable
AW <sub>14</sub> Cursor	AW <sub>6</sub> Highlight
AW <sub>13</sub> Ignore	AW <sub>5</sub> Reverse
AW <sub>12</sub> Reserved	AW <sub>4</sub> Superscript
AW <sub>11</sub> Reserved	AW <sub>3</sub> Subscript
AW <sub>10</sub> User definable	AW <sub>2</sub> Shifted Underline/
AW <sub>9</sub> User definable	AW <sub>1</sub> Strike Through
AW <sub>8</sub> User definable	AW <sub>0</sub> Underline
	AW <sub>0</sub> Blink

### Latched/Unlatched

When this bit is set to 1 ("latched"), the attribute information applies to all characters following the character that invoked the attribute word. Only the presence of a further latched attribute word cancels the effect of a previous latched attribute word. If the Latched/Unlatched bit is set to 0 ("unlatched"), then the attribute information only applies to the character that invoked the attribute word. All successive characters are modified by the latched attribute information that was valid prior to the unlatched attribute word. The Latched/Unlatched bit is not output to the Attribute Port. The initial state of the latched attribute value is undefined. At the start of any horizontal line, the latched attribute information is the same as at the end of the previous line, unless changed by a further latched attribute.

### Cursor

If this bit is set, then a cursor is displayed at the affected character position(s), dependent upon the mode of the cursor display logic. See the section on cursor display for further details.

### Ignore

When the Ignore is set, it inhibits the loading of the associated character into the CRTC line buffer. Such character(s) may be used as control character or software tags, and are not displayed. Whenever the Ignore encoding is detected, both the attribute word and its associated character code are not written into the line buffer, unless the DH (Display Hidden) bit in Mode Register 1 is set. Note that the Ignore bit is not brought out to the Attribute Port.

### User Definable

The AW<sub>7</sub>-AW<sub>10</sub> attribute bits provide 4 bits of user definable attribute information. These bits are directly output on pins AP<sub>7</sub>-AP<sub>10</sub> of the Attribute Port. (In addition to these four user-definable attribute bits, the Cursor bit can also be user-definable under certain conditions.)

### Highlight

When this bit is set and AP<sub>6</sub> is connected to the Foreground Shift (FS) input of the Am8152A, the character is displayed highlighted. The AP<sub>6</sub> pin of the Attribute Port goes active for each scan line of the relevant character(s).

### Reverse

When this bit is set and AP<sub>5</sub> is connected to the REV input of the Am8152A, the character is displayed reversed. The AP<sub>5</sub> pin of the Attribute Port goes active for each scan line of the relevant character(s).



### Superscript

When this bit is set to 1, the affected character is displayed as a superscript. Its position on the character row ( $R_0 - R_4$ ) is determined by the superscript control field in the Row Redefinition Block for that particular row.

### Subscript

When this bit is set, the affected character is displayed as a subscript. Its position on the character row ( $R_0 - R_4$ ) is determined by the subscript control fields in the Row Redefinition Block.

### Underline/Shifted Underline

Attribute bits  $AW_1$  and  $AW_2$  provide underline and shifted underline display. The underline/shifted underline display information is output on the  $AP_1$  and  $AP_2$  Attribute Port pins, during applicable scan lines of the character. (The applicable scan lines have been programmed within the Row Redefinition Blocks.)

### Blink

When this attribute is invoked, the Attribute Port pin  $AP_0$  is


gated with the character blink rate generator, during the time that the relevant character is output on  $CC_0 - CC_7$ .

The character blink rate and character blink duty cycle are derived from the blink field of the Main Definition Block.

### Attribute Fetches


Attributes can be fetched in three different ways to suit most design philosophies (see Figure 2). In Option 1, one attribute is fetched per character. This option, although straightforward, imposes heavy bus overhead since the DMA has to access the attribute list from memory for every character displayed on the screen. Bus overhead can be reduced considerably by fetching attributes on a demand basis. Options 2 and 3 accomplish this in two different ways. In Option 2 one character bit is set to 1 when an attribute is required. When this bit is set to 0, the attribute will not be fetched. This option allows 7 bits of character code or a 128-character set for display with no overhead for attribute incorporation.

Option 3 makes use of an 8-bit flag which precedes the character invoking the attribute. This option allows for a 255-character set with an 8-bit overhead (the flag) per attribute.



AF002420

Figure 1. Am8052 Attribute Word



AF002430

Figure 2. Attribute Fetch

### Cursor Generation

The CRTC can generate three different cursor formats: block, underline, and reverse, at variable blink rates and blink duty cycles.

Cursor information for the CRTC comes from two different sources, and each source can be independently steered to one of three different destinations. The two cursor sources are:

1. The XY cursor field which is held in the Main Definition Block for the screen.

2. Attribute word bit 14 of the character attribute word. A cursor designated by an attribute will follow its row and character position whenever text is scrolled. The cursor controlled by positioning X and Y coordinates within the cursor X and Y register will be displayed on a fixed X, Y character position on the screen. The X, Y cursor should be disabled by resetting the CUE bit in Mode Register 2 during smooth-scroll.

The steering of the cursor sources is under software control of the cursor mask field within Mode Register 2. The field is divided into two three-bit segments, one for the XY cursor and

one for the attribute cursor. Three destinations are selectable for each cursor source:

- (a) The cursor pin
- (b) The underline pin
- (c) The reverse video pin.

If (a) is selected, then either the whole character cell or partial character cell is selectable. If whole is selected, the cursor pin will be active for every scan line of the character cell. If part is selected, then the cursor pin will only be active for those scan lines within the limits of CURSOR START and CURSOR END, as specified in the Row Redefinition Block (RRB).

If (b) is selected, then either an underline will be active, if CURSOR START and END have the same values, or a block, if CURSOR START and END are not coincident.


If (c) is selected, then either all or part of the character will be reversed, dependent upon the CURSOR START and CURSOR END setting as explained in (b).

In addition to these choices, either cursor can be made to blink (at the cursor blink rate) and duty cycle (as programmed into the Main Definition Block blink field).

### Row Buffers

The on-chip DMA controller accesses the display memory and loads data from linked-list data blocks in memory into one of three row buffers. Each line buffer is 132 characters in length and 20 bits wide. Each 20-bit wide location accommodates an 8-bit character code and 12-bit attribute words. The row buffers operate in a rotating fill-display mode whereby one buffer is being loaded while another is being displayed.

The presence of three row buffers on-chip is of significant advantage in split screen smooth-scrolling operations where a character row may only be displayed for a single scan line. With two row buffers, this would not leave enough time for the reloading of the alternate line buffer. A partially filled buffer results in screen flashing. This can only be prevented by incorporating three line buffers. Figure 3 highlights this advantage.



AF002440

Figure 3. Triple Row Buffers

In the rotating fill-display mode, Row Buffer C is displayed when Row Buffer B is being loaded. Likewise, the next Row Buffer C is loaded while Row Buffer A is being displayed.

Because of the split-screen, Row Buffer B is displayed for one scan line only, while Row Buffer A is being loaded. By virtue of the third row buffer, the loading of Buffer A can spill over into the next buffer display, thus eliminating screen flashing.

### Smooth-Scrolling

A smooth-scroll is defined as the gradual displacement of a character row on a scan line-by-scan line basis. Smooth-scrolling is achieved by a gradual offsetting of the scan line counter, on a frame-by-frame basis. At the start of the scroll, the offset counter is set to zero or equal to the number of scan lines per character row, depending on whether the scroll is up or down. As the counter is incremented or decremented, the text travels up or down until the offset is equal to the number of scan lines or zero. The start of the screen pointer pointing to the character row is adjusted and the offset counter reset simultaneously to scroll the next successive character row. Smooth-scrolling of the entire screen is thus a simple task.

A number of applications require screen overlays, such as menu or status areas which must remain static while the major portion of the screen is scrolling or vice versa. The Am8052 can support multiple windows, each capable of being scrolled. (Only one window can be scrolled at a time.)

### Linked-List Data Structures


The DMA channel on the Am8052 operates via linked-list data structures that allow for the overlaying and independent smooth-scrolling of windows. The linked-list data structures are particularly suited to the manipulation of data strings where insertions and deletions are common. A typical CRT linked-list structure is shown in Figure 4.

The linked list consists of Row Control Blocks (RCBs) for each character row on the screen. The RCB does not contain any displayable data, but contains the address which points to the character information. Each RCB is linked to the next block via an address link word (RCB ADR). The structure of the RCB linkage is shown in Figure 5. The Top of Page register on-chip points to the Main Definition Block, which in turn points to a linked list of RCBs.

The Am8052 allows for the separation of attribute and character lists. By extending the RCB, split-screen segments can be constructed as in the case of RCB<sub>2</sub> in Figure 5. In parallel with the screen or background data structure, there exists a window structure which contains Window Control Blocks (WCBs) for each row of each window. Windows can exist in any position on the screen and are overlayed on top of the screen or background information. For example, the structure shown in Figure 6 could be used to implement a menu overlay at the top of the screen together with a status overlay.


### Main Definition Block

The Main Definition Block is a set of control data and addresses, located in the system memory, which allow the user to specify screen oriented features. The Top of Page register points to the first word of the Main Definition Block. Cursor position, fill code and scroll rate are set by the appropriate fields within the block. The Main Definition Block also points to the first RCB.



AF002460

Figure 4. Am8052 Linked-List Structure



AF002470

Figure 6. Window Data Structure

**Row Control Blocks**

The RCB Pointer in the Main Definition Block points to the first word of the first Row Control Block (RCB) of the list. Each RCB in the main chain is linked to the next via the RCB Pointer. Changing the RCB Pointer within the chain allows quick insertion or deletion of character rows.

Attributes associated with characters exist in their own separate lists. A character row may be composed of one or more segments of data. Each segment is a block of words with consecutive addresses. An RCB has a character code pointer (2 words) and an attribute pointer (2 words) for each segment. A fifth word, HIDDEN # and VISIBLE #, defines the number of characters (byte count) contained in the segment as well as the number of displayed characters in the segment. Character attributes are in word format, and there can be as many character attributes as character codes.


**Window Definition Block**

The Window Definition Block (WDB) defines the size and location of the window. It is the header block for a list of Window Row Control Blocks (WRCB) and can also point to another WDB if more than one window is displayed on the screen. The Top of Window (TOW) register points to the first word of the first WDB. Within the first WDB, the WRCB Pointer points to the current window's first WRCB, while the next WDB Pointer points to the next window's WDB. Window size is specified by two words in the WDB. START WINDOW ROW # and END WINDOW ROW # are byte values which position the window vertically on the screen. The window display becomes active in the character row number specified by START WINDOW ROW # and will become inactive in the character row following END WINDOW ROW #.

**Window Row Control Blocks**

The Window Row Control Blocks (WRCBs) have the same format as the RCBs.

The WCB Pointer is the address link to the next row's WRCB. A window can also be described with segments, and the WRCB contains five words for each segment.



AF002450

Figure 5. Background Data Structure

To hard-scroll a window, it is only necessary to change the WRCB Pointer in the WDB to an adjacent WRCB.

### Window Display Mechanism

A window is any bounded area on the screen which is linked in by a WDB. The window has the following size characteristics:

**Width:** Defined by the number of character code positions occupied within a character row. Maximum width is the length of the line buffer (132 characters), and minimum width is one character.

**Height:** Defined by the number of displayable character rows contained within the window. The maximum height is the total number of displayed character rows on the face of the screen. The height limit is specified by the number of WRCB in the window linked list. The minimum height of a window is one row.

### Window Positioning

The window is originally positioned to occupy any portion of the displayable character rows. It can be as large as the full screen or as small as one row high and one character wide. The window is always unscrolled when first displayed. (The counter holding the value of the first scan line of the uppermost character row of the window is reset.)

The window must be positioned horizontally such that its left- and right-hand sides begin and end at a background character row segment boundary. Any unfilled character positions within the window segment, and following the end of the window segment to the end of the line buffer (character position 131), are filled with the fill character code obtained from the Main Definition Block (MDB).

### Multiple Windows

Multiple windows can be displayed simultaneously. Windows cannot be horizontally aligned to each other, and hence must be specified on non-overlapping character row boundaries (see section on virtual windows). Each window is defined by a WDB, and the scrolling windows are designated by a control bit within the WDB.

### Window Positioning

The window position is defined in the WDB. The coordinate units are background character rows and background character columns. When the background is scrolling, the window (or windows) remain stationary on the display.

### Example of Window Overlays

The example (Figure 7) explains how windows are constructed using the linked-list feature that the Am8052 provides.




Figure 7. Example of Vertical Split Screen Smooth Scroll

#### Step 1

The first step toward constructing windows on a CRT screen is to split the screen horizontally and vertically using RCBs with multiple data pointers. The data pointers in each RCB point to the first characters within each subscreen area defined by the horizontal/vertical splits. In this example, the RCB that controls the first character row (DOG/LION) contains two data pointers. The first points to subscreen DOG and the second to subscreen LION. The segment length information in the RCB indicates to the DMA when to switch from data field DOG to data field LION. The linked-list structure for this example is shown in Figure 8. Note that in most applications, this split screen will have been set up prior to the invocation of the window.

#### Step 2

A window can now be overlaid on to the background by the creation of a window linked-list as shown in Figure 9. The scrollable window has a linked list structure pointed to by the Top of Window (TOW) Pointer which functions similarly to Top of Page (TOP). The other information required for window definition is the START WINDOW CHAR # and END WINDOW CHAR # which define the start/end coordinates of the window. To effect a window scroll, just one change to the toW value is required, which significantly relieves CPU overhead.

### Virtual Windows

Although the rules of multiple windows do not permit overlapping windows, the background and window structures can be used to implement virtual horizontally aligned windows. This can be best described by using the illustration in Figure 7. The screen is divided into 4 subscreens: A, B, C and D; each can be independently defined as a window using a linked-list structures similar to Figure 9.

If subscreen C is defined as a window, subscreens A, B, and D are configured to be the background. Window C can be scrolled independently of the background by TOW Pointer manipulation. Similarly, subscreen D can be defined as a window with A, B and C configured as background. Thus, two aligned subscreens can be independently defined as windows

by intelligent use of linked-list structures, giving the user the illusion of aligned windows.




Figure 8. Split Screen Control Blocks




Figure 9. Window Overlay Structure

### Horizontal Screen Format

The horizontal format defines the general timing of a single raster scan line. The scan line consists of two basic periods: visible raster line scan from left-to-right across the CRT screen and the right-to-left beam retrace period (or horizontal sync). The beam is always blanked during the retrace period. The front and back porch periods on either side of the horizontal

sync are also blanked because no active video is desired during that time.

Horizontal scan frequencies range from a minimum of 15 kHz for small screen, low bandwidth CRTs up to about 60 kHz for 100 MHz bandwidth large screen CRTs. The horizontal format versatility must accommodate this wide range of scan frequencies. The horizontal circuit generates two basic timing signals: horizontal sync and blanking. The horizontal blanking signal is "ORed" with the vertical blanking signal prior to output at the BLANK pin.

### Horizontal Timing Control

Horizontal timing is controlled by the  $\overline{RST}$  signal and the DE (Display Enable) bit in the mode register.

The HSYNC output is disabled (inactive) and the BLANK output active whenever the CRTC is reset by  $\overline{RST}$  input (active LOW) or whenever the DE bit is reset (display disabled).  $\overline{RST}$  active LOW is a hardware reset to the CRTC (this action also resets DE bit), and the DE bit is a software reset of the CRTC.

### Am8052 Vertical Screen Format

The vertical format defines the number of horizontal scan lines to be displayed in each frame. The front and rear porches, as well as the vertical retrace time, are also defined.

The CRTC operates in either an interlace or non-interlace mode. The I<sub>1</sub> bit, in Mode Register 1, determines if the CRTC will operate in the interlace or non-interlace mode. See below for each of the interlace options.

The Vertical Line Counter is clocked by either the horizontal sync rate in the non-interlaced or twice the horizontal sync rate in the interlaced mode. In non-interlaced mode all vertical frames (period between two vertical sync pulses) are *even*. In interlaced mode, the first vertical frame following a Display Enable (setting of DE bit in the mode register) is always *even* and alternates between odd and even from there on.

### External SYNC (ES) Operation

The ESYNC input allows synchronization of the CRT display vertical frame rate to the power line frequency to eliminate interference effects. The ES bit in Mode Register 1 specifies whether the ESYNC input is used to control the vertical sync rate.

The ESYNC input is recognized by the CRTC during every frame. It causes the VSYNC signal to become active at the occurrence of HSYNC. In non-interlaced mode, VSYNC becomes active at the rising edge of HSYNC active. In interlaced mode, VSYNC either becomes active at the next HSYNC, active when in the even frame, or active at the next half point between HSYNCs (2x HSYNC) in the odd frame.

### Interlace

There are two types of interlace, Repeat Field Interlace (RFI) and Interlaced Video (IV). The effect of both schemes is to offset the vertical position of the scan lines of the odd numbered fields so that they will be physically interleaved with the scan lines of the even fields. For RFI, the same video information is displayed on both odd and even fields, the slight offset of the odd field tending to eliminate the horizontal stripes that sometimes occur between scan lines of non-interlaced displays.

Interlaced Video (IV) is used to increase the amount of information displayed on a monitor without increasing the horizontal or vertical scan rates. IV takes advantage of the odd field scan line offset by displaying half the video in the even field (alternating lines) and half in the odd field. The effect is to essentially double the vertical character density with respect to RFI or non-interlace.

## REGISTER SUMMARY


ADDRESS (AD<sub>4</sub> - AD<sub>0</sub>)

BINARY	HEX	TYPE	ACTIVE BITS	REGISTER MODE
0 0 0 0 0	00	R/W	16	MODE 1
0 0 0 0 1	01	R/W	16	MODE 2
0 0 0 1 0	02	W	12	ATTRIBUTE ENABLE
0 0 0 1 1	03	W	5	ATTRIBUTE REDEFINITION
0 0 1 0 0	04	R/W	8	TOP OF PAGE SOFT (HI-ORDER)
0 0 1 0 1	05	R/W	16	TOP OF PAGE SOFT (LO-ORDER)
0 0 1 1 0	06	R/W	8	TOP OF WINDOW SOFT (HI-ORDER)
0 0 1 1 1	07	R/W	16	TOP OF WINDOW SOFT (LO-ORDER)
0 1 0 0 0	08	W	16	ATTRIBUTE FLAG
0 1 0 0 1	09	R/W	8	TOP OF PAGE HARD (HI)
0 1 0 1 0	0A	R/W	16	TOP OF PAGE HARD (LO)
0 1 0 1 1	0B	R/W	8	TOP OF WINDOW HARD (HI)
0 1 1 0 0	0C	R/W	16	TOP OF WINDOW HARD (LO)
1 0 0 0 0	10	W	16	DMA BURST
1 0 0 0 1	11	W	12	*VSYNC WIDTH/SCAN DELAY
1 0 0 1 0	12	W	12	*VERTICAL ACTIVE LINES
1 0 0 1 1	13	W	12	*VERTICAL TOTAL LINES
1 0 1 0 0	14	W	16	*HSYNC/VERTINT
1 0 1 0 1	15	W	9	*HDRVIVE
1 0 1 1 0	16	W	9	*H SCAN DELAY
1 0 1 1 1	17	W	10	*H TOTAL COUNT
1 1 0 0 0	18	W	10	*H TOTAL DISPLAY

\*These registers should only be accessed when Display Enable ("DE" bit in Mode Register 1) is reset, since they control the video timing signals.

### Mode Register 1


ADDRESS: 0 0 0 0 0  
READ/WRITE



DF001561

### Mode Register 2


ADDRESS: 0 0 0 0 1  
READ/WRITE



DF001570

### Attribute Port Enable Register


ADDRESS: 0 0 0 1 0  
WRITE ONLY



DF001580

### Attribute Redefinition Register

ADDRESS: 0 0 0 1 1  
WRITE ONLY




DF001590



### Top of Page/Top of Window Registers $L/\bar{S} = 0$

READ/WRITE


ADDRESS	REGISTER	ACTIVE BITS
0 0 1 0 0	Top of Page Soft (HI)	14 . . . 8
0 0 1 0 1	Top of Page Soft (LO)	15 . . . 0
0 0 1 1 0	Top of Window Soft (HI)	14 . . . 8
0 0 1 1 1	Top of Window Soft (LO)	15 . . . 0
0 1 0 0 1	Top of Page Hard (HI)	14 . . . 8
0 1 0 1 0	Top of Page Hard (LO)	15 . . . 0
0 1 0 1 1	Top of Window Hard (HI)	14 . . . 8
0 1 1 0 0	Top of Window Hard (LO)	15 . . . 0



### Top of Page/Top of Window Registers $L/\bar{S} = 1$


READ/WRITE

ADDRESS	REGISTER	ACTIVE BITS
0 0 1 0 0	Top of Page Soft (HI)	7 . . . 0
0 0 1 0 1	Top of Page Soft (LO)	15 . . . 0
0 0 1 1 0	Top of Window Soft (HI)	7 . . . 0
0 0 1 1 1	Top of Window Soft (LO)	15 . . . 0
0 1 0 0 1	Top of Page Hard (HI)	7 . . . 0
0 1 0 1 0	Top of Page Hard (LO)	15 . . . 0
0 1 0 1 1	Top of Window Hard (HI)	7 . . . 0
0 1 1 0 0	Top of Window Hard (LO)	15 . . . 0



### Vertical Active Lines Register

ADDRESS: 1 0 0 1 0  
WRITE ONLY




$VS\text{YNC} \downarrow$  TO  $V\text{BLANK} \uparrow = \text{VAL} + 1$  NON-INTERLACED  
 $(\text{VAL} + 1)/2$  INTERLACED

DF001640

\* Must be odd

### Vertical Total Lines Register

ADDRESS: 1 0 0 1 1  
WRITE ONLY




$VS\text{YNC}$  TO  $VS\text{YNC} = \text{VTOT} + 1$  SCAN LINES NON-INTERLACED  
 $= (\text{VTOT} + 1)/2$  SCAN LINES INTERLACED

DF001651

\*\* Must be even

### Horizontal SYNC and Vertical Interrupt Row Register

ADDRESS: 1 0 1 0 0  
WRITE ONLY




ROW NUMBER AT WHICH VERTICAL  
INTERRUPT OCCURS

IN NUMBER OF  $CLK_1$  OR  $CLK_2$  PERIODS  
DEPENDING ON  $CLK_{1/2}$  IN MODE REGISTER 1

DF001661

### Attribute Flag Register

ADDRESS: 0 1 0 0 0  
WRITE ONLY



Note: When a mask-bit is set to 0, the corresponding value-bit must be 0.

DF001670

### Burst Register

ADDRESS: 1 0 0 0 0  
WRITE ONLY



SPACE = 0 KEEPS BUS

COUNT = 0 NO DMA ACTIVITY

DF001681

### Vertical SYNC Width/Vertical Scan Delay Register

ADDRESS: 1 0 0 0 1  
WRITE ONLY



NON-INTERLACE  
INTERLACE

DELAY = (VSD + 1) SCAN LINES  
DELAY = (VSD\* + 1)/2 SCAN LINES


WIDTH = (VSW + 1) SCAN LINES  
WIDTH = (VSW\* + 1)/2 SCAN LINES

\*Must be odd

DF001690

### Horizontal Drive Register

ADDRESS: 1 0 1 0 1  
WRITE ONLY




WIDTH = HDRV + 1 CLOCK PERIODS

DF001700

### Horizontal Scan Delay Register

ADDRESS: 1 0 1 1 0  
WRITE ONLY




DELAY = HSD + 1 CLOCK PERIODS

DF001710

### Horizontal Total Count Register

ADDRESS: 1 0 1 1 1  
WRITE ONLY



HSYNC PERIOD = HTC + 1 CLOCK PERIODS

DF001721

### Horizontal Total Display Register

ADDRESS: 1 1 0 0 0  
WRITE ONLY




HSYNC TO BLANK INTERVAL = HTD + 1 CLOCK PERIODS  
(MUST BE ODD IN INTERLACE MODE)

DF001730


3

### Non-interlaced Video Vertical Sync Timing



WF008910


### RFI and Video Interface Sync Timing



NOTE: VSD, VSW, VAL MUST BE ODD  
VTOT MUST BE EVEN

WF008920

### Horizontal Sync Timing



WF008930

Note:  $HSD \geq 6$   
Interlaced Video: HTC must be even.

## FRAME TIMING SIGNALS SUMMARY:


### Non-Interlaced Mode

VERTICAL SYNC WIDTH	VSW + 1
FRONT PORCH (VBLANK R.E. TO VSYNC R.E.)	VTOT-VAL
BACK PORCH (VSYNC F.E. TO VBLANK F.E.)	VSD + 1
VSYNC F.E. TO NEXT VBLANK R.E.	VAL + 1
TOTAL SCAN LINES/FRAME-VSYNC WIDTH	VTOT + 1
HORIZONTAL SYNC WIDTH	HSYNC + 1
HORIZONTAL SYNC PERIOD	HTC + 1
HSYNC R.E. TO NEXT HBLANK R.E.	HTD + 1
HSYNC R.E. TO HBLANK F.E.	HSD + 1
HDRIVE R.E. TO HDRIVE F.E.	HDRV + 1

### Interlaced Mode


VERTICAL SYNC WIDTH	(VSW + 1)/2, VSW ODD	
BACK PORCH	VSD/2, EVEN FIELD	}
	(VSD + 1)/2, ODD FIELD	
VSYNC F.E. TO NEXT VBLANK R.E.	(VAL + 1)/2, ODD FIELD	}
	VAL/2, EVEN FIELD	
TOTAL SCAN LINES/FRAME-VSYNC WIDTH	(Vtot + 1)/2, VTOT EVEN	
HORIZONTAL SYNC WIDTH	HSYNC + 1	
HORIZONTAL SYNC PERIOD	HTC + 1	
HSYNC R.E. TO NEXT HBLANK R.E.	HTD + 1, HTD ODD	
HSYNC E. TO HBLANK F.E.	HSD + 1	
HDRIVE R.E. TO HDRIVE F.E.	HDRV + 1	
FRONT PORCH (VBLANK R.E. TO VSYNC R.E.)	(VTOT-VAL)/2, EVEN FIELD	
	(VTOT + 1-VAL)/2, ODD FIELD	
	VAL ODD, VTOT EVEN	

### Main Definition Block ( $L/\bar{S} = 0$ )




DF003990

### Main Definition Block ( $L/\bar{S} = 1$ )




DF004000

### Row Control Block ( $L/\bar{S} = 0$ )



### Row Control Block ( $L/\bar{S} = 1$ )



3

### Row Redefinition Block

	D15	D14	D10	D9	D5	D4	D0
RR <sub>0</sub>	TSLC		NCS		NCE		
RR <sub>1</sub>	ROW ATTRIBUTES (AP <sub>10</sub> -AP <sub>6</sub> )				SPCS		SPCE
RR <sub>2</sub>	ROW ATTRIBUTES (AP <sub>4</sub> -AP <sub>0</sub> )				SBCS		SBCCE
RR <sub>3</sub>					CURS		
RR <sub>4</sub>	DR <sub>1</sub>	DR <sub>0</sub>	UND		SUND		

DF004030

### Window Definition Block ( $L/\bar{S} = 0$ )

	D15	D14	D8	D7	D0	
WD <sub>0</sub>	SCW	WINDOW ROW CONTROL BLOCK POINTER (PAGE)				
WD <sub>1</sub>	WINDOW ROW CONTROL BLOCK POINTER (OFFSET)					
WD <sub>2</sub>	0	WINDOW DEFINITION BLOCK POINTER (PAGE)				
WD <sub>3</sub>	WINDOW DEFINITION BLOCK POINTER (OFFSET)					
WD <sub>4</sub>	START WINDOW ROW #			END WINDOW ROW #		
WD <sub>5</sub>	START WINDOW CHAR #			END WINDOW CHAR #		

DF004040


### Window Definition Block ( $L/\bar{S} = 1$ )

	D15	D14	D8	D7	D0	
WD <sub>0</sub>	SCW		WINDOW ROW CONTROL BLOCK POINTER (HI)			
WD <sub>1</sub>	WINDOW ROW CONTROL BLOCK POINTER (LO)					
WD <sub>2</sub>			WINDOW DEFINITION BLOCK POINTER (HI)			
WD <sub>3</sub>	WINDOW DEFINITION BLOCK POINTER (LO)					
WD <sub>4</sub>	START WINDOW ROW #			END WINDOW ROW #		
WD <sub>5</sub>	START WINDOW CHAR #			END WINDOW CHAR #		

DF004050




### Window Row Control Block (L/S = 0)



DF004070

### Window Row Control Block (L/S = 1)



DF004080

### Window Redefinition Block

D15		D10 D9		D5 D4		D0
WR0				NCS	NCE	
WR1				SPCS	SPCE	
WR2				SBCS	SBCE	
WR3				CURS	CURE	
WR4	DR1	DR0		UND	SUND	

DF004090

3

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Supply Voltage (TTL) ..... -0.5 to +7.0 V  
 with Respect to Ground ..... -0.5 to +7.0 V  
 Voltage on Any Input Pin  
 with Respect to Ground ..... -0.5 to +7.0 V

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.75 to +5.25 V  
 Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*


**DC CHARACTERISTICS** over operating ranges unless otherwise specified; Included in Group A, Subgroup 1, 2, 3, 7, 8 tests unless otherwise noted.

Parameter Symbol	Parameter Description	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = 400 μA)	2.4		V
V <sub>OL</sub>	Output LOW Voltage (I <sub>OL</sub> = 3.2 mA)		0.4	V
V <sub>IH</sub>	Input HIGH Voltage (except CLK <sub>1</sub> and CLK <sub>2</sub> )	2.0	V <sub>CC</sub> + 0.5 †	V
V <sub>OIH</sub>	CLK <sub>1</sub> /CLK <sub>2</sub> Input HIGH Voltage	4.0	V <sub>CC</sub> + 0.5 †	V
V <sub>IL</sub>	Input LOW Voltage (except CLK <sub>1</sub> and CLK <sub>2</sub> )	-0.5 †	0.8	V
V <sub>OIL</sub>	CLK <sub>1</sub> /CLK <sub>2</sub> Input LOW Voltage	-0.5 †	0.3	V
I <sub>IX</sub>	Input Load Current (except RSTT), 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>IXR</sub>	Input Load Current (RSTT), 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±100	μA
I <sub>O</sub>	Output Leakage Current, 0.45 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>CC</sub>	Supply Current		500	mA
C <sub>IN</sub> †	Input Capacitance (all pins except CLK <sub>1</sub> and CLK <sub>2</sub> ), f = 1 MHz		15	pF
C <sub>CIN</sub> †	Input Capacitance, CLK <sub>1</sub> and CLK <sub>2</sub> , f = 1 MHz		80	pF
C <sub>OUT</sub> †	Output Capacitance, f = 1 MHz		15	pF
C <sub>I/O</sub> †	Bidirectional Pin Capacitance, f = 1 MHz		20	pF


† Not included in Group A tests.

## SWITCHING TEST CIRCUITS

Standard Test Load




Open-Drain Test Load



## SWITCHING TEST WAVEFORM

Input Waveform



**SWITCHING CHARACTERISTICS** over operating ranges unless otherwise specified; included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted.

**Am8052 Bus Master Read/Write**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>PHL</sub>	CLK <sub>1</sub> ↑ to $\overline{AS}$ ↓		65		55		45	ns
2	t <sub>PLH</sub>	CLK ↓ to $\overline{AS}$ ↑		65		55		45	ns
3	t <sub>PW</sub>	$\overline{AS}$ Pulse Width	(19) - 30		(19) - 10		(19) - 10		ns
4	t <sub>S</sub>	Address Valid to $\overline{AS}$ ↑	(19) - 50		(19) - 35		(19) - 35		ns
5	t <sub>H</sub>	Address from $\overline{AS}$ ↑	20		20		20		ns
6	t <sub>PHL</sub>	CLK <sub>1</sub> ↑ to $\overline{DS}$ ↓		80		65		45	ns
7	t <sub>S</sub>	Data In to CLK <sub>1</sub> ↓	20		15		10		ns
8	t <sub>H</sub>	Data In from $\overline{DS}$ ↓	0		0		0		ns
9	t <sub>PLH</sub>	CLK <sub>1</sub> ↓ to $\overline{DS}$ ↑		80		65		45	ns
10	t <sub>PLH</sub>	CLK <sub>1</sub> ↑ to R/W	0 †	65	0 †	55	0	45	ns
11	t <sub>H</sub>	CLK <sub>1</sub> ↓ to $\overline{DREN}$ ↑ (Note 2)		70		45		40	ns
12	t <sub>S</sub>	$\overline{WAIT}$ Valid to CLK <sub>1</sub> ↓	20		15		10		ns
13	t <sub>H</sub>	$\overline{WAIT}$ from CLK <sub>1</sub> ↓	30		20		20		ns
14	t <sub>PHL</sub>	CLK <sub>1</sub> ↓ to $\overline{DREN}$ ↓		65		55		45	ns
17	t <sub>PHL</sub>	CLK <sub>1</sub> ↑ to $\overline{DTEN}$ ↓		65		55		45	ns
18	t <sub>PLH</sub>	CLK <sub>1</sub> ↓ to $\overline{DTEN}$ ↑		65		55		45	ns
19	t <sub>PW</sub>	CLK <sub>1</sub> HIGH Pulse Width	100	500	70	500	50	500	ns
20	t <sub>PW</sub>	CLK <sub>1</sub> LOW Pulse Width	100	500	70	500	50	500	ns
40	t <sub>CYC</sub>	CLK <sub>1</sub> Period	250	1000	165	1000	125	1000	ns
41	t <sub>AVDV</sub> †	Address Valid to Data In (Note 1)							ns
42	t <sub>ASDV</sub> †	$\overline{AS}$ ↑ to Data Valid (Note 1)							ns
43	t <sub>DSDV</sub> †	$\overline{DS}$ ↓ to Data Valid (Note 1)							ns
46	t <sub>DRT</sub>	$\overline{DREN}$ ↑ to $\overline{DTEN}$ ↓	20		20		20		ns
48	t <sub>H</sub>	Data In from $\overline{DREN}$ ↑	0		0		0		ns

Notes: 1. (19), (43), and (46) can be computed with the following equations, but are not tested:

$$(19) = 2 \cdot (43) + (19) - (1) - (3) + (4) - (7)$$

$$(43) = 2 \cdot (43) - (2) - (7) - (\text{CLK}_1 \text{ Fall time})$$


$$(46) = (43) + (19) - (6) - (7)$$

2. This parameter specifies when the Am8052 stops driving  $\overline{DREN}$  (open drain) LOW.

3. In the following diagrams (Switching Waveforms), O.D. designates an open-drain output which has turned off and is being pulled up by an external load.

† Not included in Group A tests.


\* Commercial products only.



WF023540


**Clock**

**3**



WF004363

**Am8052 Bus Master Read**




WF004371

**Am8052 Bus Master Write**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Bus Slave Read Latched**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
21	$t_s$	$\overline{CS} \downarrow$ to $\overline{AS} \uparrow$	0		0		0		ns
22	$t_H$	$\overline{CS}$ LOW from $\overline{AS} \uparrow$	30		25		20		ns
23	$t_s$	$C/\overline{D}$ to $\overline{AS} \uparrow$	0		0		0		ns
24	$t_H$	$C/\overline{D}$ from $\overline{AS} \uparrow$	30		25		20		ns
25	$t_{PD}$	$\overline{CS} \downarrow$ to $\overline{DS} \downarrow$	50		40		30		ns
26	$t_{DSOV}$	$\overline{DS} \downarrow$ to Data Valid		180		180		150	ns
27	$t_H$	Data Valid from $\overline{DS} \uparrow$	15		15		10		ns
28	$t_s$	$R/\overline{W}$ to $\overline{DS} \downarrow$	10		10		10		ns
29	$t_H$	$R/\overline{W}$ Valid from $\overline{DS} \downarrow$	50		40		40		ns
30	$t_{PD}$	Delay from $\overline{DS} \downarrow$ to $\overline{DTEN} \downarrow$		65		55		45	ns
31	$t_{PD}$	Delay from $\overline{DS} \uparrow$ to $\overline{DTEN} \uparrow$		65		55		45	ns
38	$t_z$	$\overline{DS} \downarrow$ to $AD_0-AD_{15}$ Hi-Z (Note 4)	10	70	10	60	10	50	ns

- Notes: 1.  $R/\overline{W}$  latched internally by  $\overline{DS} \downarrow$ .  
 2.  $\overline{CS}$  latched internally by  $\overline{AS} \uparrow$ .  
 3.  $C/\overline{D}$  latched internally by  $\overline{AS} \uparrow$ .  
 4. This parameter specifies when the Am8052 stops driving  $AD_0-AD_{15}$ .  
 \* Commercial products only.




WF004381

**Am8052 Bus Slave Read Latched**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Bus Slave Read Unlatched**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
36	$t_{\text{H}}$	$\overline{\text{CS}}$ LOW from $\overline{\text{DS}} \uparrow$	10		7		5		ns
37	$t_{\text{H}}$	$\text{C}/\overline{\text{D}}$ LOW from $\overline{\text{DS}} \uparrow$	10		7		5		ns
39	$t_{\text{PW}}$	$\overline{\text{DS}} \downarrow$ to $\overline{\text{DS}} \uparrow$ Read	250		200		150		ns
44	$t_{\text{S}}$	$\text{C}/\overline{\text{D}}$ to $\overline{\text{DS}} \downarrow$	50		40		30		ns
92	$t_{\text{SRT}}$	Slave Recovery Time	500		300		225		ns

\* Commercial products only.




WF004391

**Am8052 Bus Slave Read Unlatched**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Bus Slave Write Latched**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
32	$t_H$	Data In Valid from $\overline{DS}$ ↑	20		20		20		ns
33	$t_S$	Data In Valid to $\overline{DS}$ ↓	100		90		80		ns
34	$t_{PW}$	$\overline{DS}$ Pulse Width	160		135		125		ns
45	$t_H$	Delay from $\overline{DS}$ ↑ to $\overline{DREN}$ ↑	20	80	20	70	20	70	ns

\* Commercial products only.




WF004401

**Am8052 Bus Slave Write Latched**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Bus Slave Write Unlatched**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
93	t <sub>SCT</sub>	Slave Recovery Time	590		365		250		ns

\* Commercial products only.



WF004411

**Am8052 Bus Slave Write Unlatched**




## SWITCHING CHARACTERISTICS (Cont'd.) Am8052 Bus Exchange


No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
70	$t_{PD}$	$CLK_1 \uparrow$ to $BRQ_{OUT}$		130		115		100	ns
71	$t_{PZ} \dagger$	$CLK_1 \uparrow$ to Float (Note 1)		180		180		140	ns
73	$t_{PD}$	$\overline{BAI}$ to $\overline{BAO}$		60		50		40	ns
74	$t_{PD}$	$BRQ \downarrow$ to $\overline{BAI} \downarrow$ Delay	0		0		0		ns
75	$t_S \dagger$	$\overline{BAI} \downarrow$ to $CLK_1 \uparrow$ (Note 2)	60		50		40		ns
94	$t_{PD}$	$BRQ \uparrow$ to $\overline{BAO} \downarrow$		70		60		50	ns

Notes: 1. This parameter specifies when the Am8052 stops driving  $\overline{AS}$ , AD, DS, and R/W.  
 2. This parameter for testing only. For normal operation, this signal may be asynchronous to the clock.  
 † Not included in Group A tests.  
 \* Commercial products only.


### Am8052 Bus Exchange



Requesting



Releasing




Chain Delay

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Interrupt ACK Timing - Device Acknowledged**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
50	$t_S$	INTACK to $\overline{DS}$ ↓	260		230		200		ns
51	$t_{PW}$	$\overline{DS}$ ↓ to $\overline{DS}$ ↑ ACK	250		200		150		ns
52	$t_{PD}$	$\overline{DS}$ ↓ to INT ↑		260		230		200	ns
53	$t_H$	INTACK from $\overline{DS}$ ↑	0		0		0		ns
54	$t_D$	$\overline{DS}$ ↓ to Vector Valid		210		180		150	ns
55	$t_H$	Vector from $\overline{DS}$ ↑	0		0		0		ns
56	$t_S$	IEI to $\overline{DS}$ ↓	100		90		80		ns
57	$t_H$	IEI from $\overline{DS}$ ↑	0		0		0		ns
59	$t_D$	INTACK to IEO ↓ (IEI = H)		200		170		150	ns

\* Commercial products only.




WF004453

**Am8052 Interrupt ACK Timing - Device Acknowledged**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Interrupt ACK Timing - Low Priority**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
56	$t_s$	IEI to $\overline{DS}$ ↓	100		90		80		ns
58	$t_p$	IEI to IEO		100		90		80	ns
90	$t_p$	IEI ↓ to $\overline{INT}$ ↑ (Note 1)		100		90		80	ns

Notes 1.  $\overline{INT}$  terminated by an acknowledge higher on chain.  
 \* Commercial products only.




WF004460

**Am8052 Interrupt ACK Timing—Low Priority**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Non-Vectored INT Timing**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
91	$t_D$	$\overline{DS} \uparrow$ to $\overline{INT}$ (Write) (Note 1)		100		90		80	ns
95	$t_D$	$\overline{DS} \uparrow$ to $\overline{IEO} \uparrow$ (Write) (Note 2)		100		90		80	ns

Notes: 1. This parameter describes the termination of an interrupt request via a write to the appropriate bit in Mode Register 2:  
 IUSS  $\rightarrow$  1 IUSV  $\rightarrow$  1  
 IES  $\rightarrow$  0 IEV  $\rightarrow$  0  
 IPS  $\rightarrow$  0 IPV  $\rightarrow$  0  
 2. This is the release of  $\overline{IEO}$  LOW due to the slave mode reset of the IUS bit in Mode Register 2.  
 \* Commercial products only.




WF004471

**Am8052 Non-Vectored INT Timing**

**SWITCHING CHARACTERISTICS (Cont'd.)**  
**Am8052 Video Outputs and Synchronizing Input Timing**

No.	Parameter Symbol	Parameter Description	4 MHz		6 MHz		8 MHz*		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
101	tpw	CLK <sub>2</sub> HIGH Pulse Width	100	500	70	500	35	500	ns
102	tpw	CLK <sub>2</sub> LOW Pulse Width	100	500	70	500	35	500	ns
103	t <sub>CYC</sub>	CLK <sub>2</sub> Period	250	1000	165	1000	100	1000	ns
104	t <sub>DC</sub>	CLK <sub>2</sub> ↑ to Output Delay (Note 3)		80		55		50	ns
106	t <sub>s</sub> †	Input Setup to CLK <sub>2</sub> ↑ (Note 1)	70		60		50		ns
107	t <sub>w</sub>	Input Pulse Width (Note 2)	5T		5T		5T		ns

Notes: 1. Parameter 106 is specified for test purposes only. For normal operation, these signals may be Asynchronous to the clock.  
 2. Parameter 107 is for reset only. T = CLK<sub>2</sub> period.  
 3. For HSYNC, VSYNC, and BLANK parameter 104 specifies output delay to CLK<sub>1</sub> or CLK<sub>2</sub> (see Mode Register Description).  
 † Not included in Group A tests.  
 \* Commercial products only.



WF004481

**Am8052 Video Outputs and Synchronizing Input Timing**